In the path to the introduction of high-k dielectric into integrated circuit components, a large number of challenges has to be solved. Subsequent to the film deposition, the high-k film is exposed to additional high-temperature anneals for polycrystalline Si activation but also to improve its own electrical properties. Hence, concerns can be raised regarding the thermal stability of these stacks upon annealing. In this study, we investigated the effect of N2 annealing (700 to 900 °C) of atomic layer chemical vapor deposition AlZrO layers using x-ray photoelectron spectroscopy (XPS), time-of-flight secondary ion mass spectrometry (TOFSIMS), transmission electron microscopy (TEM), and Fourier transform infrared (FTIR) spectroscopy. The effect of the Si surface preparation [H–Si, 0.5 nm rapid thermal oxide (RTO), Al2O3] on the modification of the high-k oxide and the interfacial layer upon annealing was also analyzed. Compositional changes can be observed for all temperature and surface preparations. In particular, we observe a segregation of Al(oxide) toward the surface of the mixed oxide. In addition, an increase of the Si concentration in the high-k film itself can be seen with a diffusion profile extending toward the surface of the film. On the other hand, the modification of the interfacial layer is strongly dependent on the system considered. In the case of mixed oxide grown on 0.5 nm RTO, no differences are observed between the as-deposited layer and the layer annealed at 700 °C. At 800 °C, a radical change occurs: The initial RTO layer seems to be converted into a mixed layer composed of the initial SiO2 and Al2O3 coming from the mixed oxide, however without forming an Al-silicate layer. A similar situation is found for anneals at 900 °C, as well. When grown on 1.5 nm Al2O3 on 0.5 nm RTO, the only difference with the previous system is the observation of an Al-silicate fraction in the interfacial layer for the as-deposited and 700 °C annealed samples, which disappears at higher temperatures. Finally, considering layers deposited on a H–Si surface, we observe a slight increase of the interfacial thickness after annealing at 700 °C and no further changes for a higher annealing temperature.

1.
M. L.
Green
,
T. W.
Sorsch
,
G. L.
Timp
,
D. A.
Muller
,
B. E.
Weir
,
P. J.
Silverman
,
S. V.
Moccio
, and
Y. O.
Kim
,
Microelectron. Eng.
48
,
25
(
1999
).
2.
H.
Iwai
,
Microelectron. Eng.
48
,
7
(
1999
).
3.
W.
Besling
,
E.
Young
,
T.
Conard
,
C.
Zhao
,
R.
Carter
,
W.
Vandervorst
,
M.
Caymax
,
S.
De Gendt
,
M.
Heyns
,
J.
Maes
,
M.
Tuominen
, and
S.
Haukka
,
J. Non-Cryst. Solids
303
,
123
(
2002
).
4.
H. De Witte, Ph.D. thesis, Universitaire Instelling Antwerpen, 2001.
5.
H.
De Witte
,
T.
Conard
,
W.
Vandervorst
, and
R.
Gijbels
,
Appl. Surf. Sci.
203
,
523
(
2003
).
6.
G. Lucovsky, Proceedings of the International Workshop on Gate Insulator, Tokyo, Japan (IEEE New York, 2001), Cat. No. 01EX537, pp. 14–25.
7.
P. J.
Cumpson
,
Surf. Interface Anal.
29
,
403
(
2000
).
8.
Z. H.
Lu
,
J. P.
McCaffrey
,
B.
Brar
,
G. D.
Wilk
,
R. M.
Wallance
,
L. C.
Feldman
, and
S. P.
Tay
,
Appl. Phys. Lett.
71
,
2764
(
1997
).
9.
H. Bender, T. Conard, H. Nohira, J. Pétry, O. Richard, C. Zhao, B. Brijs, W. Besling, C. Detavernier, W. Vandervorst, M. Caymax, S. De Gendt, J. Chen, J. Kluth, W. Tsai, and J. W. Maes, Proceedings of the International Workshop on Gate Insulator, Tokyo, Japan (IEEE, New York, 2001), Cat. No. 01EX537, pp. 86–92.
10.
V. Cosnier, H. Bender, M. Caymax, J. Chen, T. Conard, H. Nohira, O. Richard, W. Tsai, W. Vandervorst, E. Young, C. Zhao, S. De Gendt, M. Heyns, J. W. H. Maes, M. Tuominen, N. Rochat, M. Olivier, and A. Chabli, Proceedings of the International Workshop on Gate Insulator, Tokyo, Japan (IEEE, New York, 2001), Cat. No. 01EX537, pp. 226–229.
This content is only available via PDF.
You do not currently have access to this content.