Improper base vacuum level in any vacuum microelectronic device, such as a plasma display panel (PDP), will damage the overall performance of the device due to impurities such as CO, and In conventional tubulation packaging technology, the obtainable base vacuum level before plasma gas filling will be very poor because of the pumping conductance limitation for such a large panel size with a small gap of 150 μm, especially due to the barrier ribs inside the PDP panel. The time required to reach any reasonable level will be too long. In this study, we performed the sealing of the two glass plates composing the PDP panel, a plasma gas filling into the panel and a hole-off (named instead of a conventional “tip-off”) process, all in a vacuum chamber, called as “vacuum in-line sealing.” Several factors related with the heating process of a frit glass were investigated. A prepared frit glass was successfully applied for the vacuum in-line sealing approach without suffering bubbles. We successfully have fabricated an operable PDP panel with a 2 in. diagonal size by using the fully vacuum in-line sealing technology for the first time in the world. The sealing temperature of the two plates was around 330 °C which corresponded to a temperature about 120 °C lower than that used in a conventional air environment. The base vacuum level inside the panel before gas filling was about at the time of sealing. The total elapsed time for the sealing processes was less than 6 h, including the gas fill and the hole-off processes.
Skip Nav Destination
Article navigation
January 2003
Research Article|
December 17 2002
Plasma display panel vacuum in-line sealing technology by using a bubble-reduced frit
Sang Jik Kwon;
Sang Jik Kwon
Department of Electronics Engineering, Kyungwon University, Soojung-gu, Seongnam City, Kyunggi-do 461-701, Korea
Search for other works by this author on:
Hwi Chan Yang;
Hwi Chan Yang
Department of Electronics Engineering, Kyungwon University, Soojung-gu, Seongnam City, Kyunggi-do 461-701, Korea
Search for other works by this author on:
Ki-Woong Whang
Ki-Woong Whang
Plasma Laboratory, School of Electrical Engineering, Seoul National University, Seoul 151-742, Korea
Search for other works by this author on:
J. Vac. Sci. Technol. A 21, 206–211 (2003)
Article history
Received:
March 04 2002
Accepted:
October 28 2002
Citation
Sang Jik Kwon, Hwi Chan Yang, Ki-Woong Whang; Plasma display panel vacuum in-line sealing technology by using a bubble-reduced frit. J. Vac. Sci. Technol. A 1 January 2003; 21 (1): 206–211. https://doi.org/10.1116/1.1531139
Download citation file:
Sign in
Don't already have an account? Register
Sign In
You could not be signed in. Please check your credentials and make sure you have an active account and try again.
Sign in via your Institution
Sign in via your InstitutionPay-Per-View Access
$40.00
Citing articles via
Related Content
Fabrication of the nanofluidic channels type leak assembly based on the glass frit sealing method
J. Vac. Sci. Technol. B (August 2019)
Metallurgical integrity of the frit vent assembly diffusion bond
AIP Conference Proceedings (January 1995)
Effects of the field emission display panel sealing process on the cathodoluminescence properties of phosphor screen
J. Vac. Sci. Technol. B (May 2001)
Characteristics of fritting contacts utilized for micromachined wafer probe cards
Rev Sci Instrum (May 2000)
Laser assisted dye-sensitized solar cell sealing: From small to large cells areas
J. Renewable Sustainable Energy (February 2014)