Design of amplifier circuits with low-noise operable at low-power to be used, especially for implantable neural interfaces, remains a huge challenge. This research paper presents the design of a low-noise low-voltage neural recording amplifier suitable for amplifying local field potentials and extracellular action potentials so as to meet the end requirement of an implantable neuro-medical system. Critical performance parameters of the smaller circuit blocks of the complete neural amplifier architecture have been found with the help of detailed mathematical analysis and then verified by the simulations conducted using 0.18 µm 4M1P foundry Semi-conductor Laboratory N-well process. The neural amplifier design proposed in this paper passes neural signal of interest with a mid-band gain of 49.9 dB over a bandwidth of 5.3 Hz–8.6 kHz, draws only 11.5 µW of power from ±0.9 V supply voltage, and exhibits an input-referred noise of 2.6 µVrms with a noise efficiency factor of 2.27. The area consumed by the proposed neural amplifier architecture is 0.192 mm2. The complete circuit design carried out in this paper should prove to be useful in equipment for the diagnosis of neurological disorders.
Skip Nav Destination
,
,
,
Article navigation
June 2022
Research Article|
June 27 2022
Design of a low-noise low-voltage amplifier for improved neural signal recording Available to Purchase
Kulbhushan Sharma
;
Kulbhushan Sharma
a)
(Conceptualization, Data curation, Investigation, Methodology, Writing – original draft, Writing – review & editing)
1
VLSI Centre of Excellence, Chitkara University Institute of Engineering and Technology, Chitkara University
, Punjab, India
a)Author to whom correspondence should be addressed: [email protected]
Search for other works by this author on:
Rahul Kumar Tripathi;
Rahul Kumar Tripathi
(Resources, Software, Supervision)
2
Semi-conductor Laboratory (SCL)
, Mohali, Punjab, India
Search for other works by this author on:
H. S. Jatana;
H. S. Jatana
(Resources, Software, Supervision, Validation)
2
Semi-conductor Laboratory (SCL)
, Mohali, Punjab, India
Search for other works by this author on:
Rajnish Sharma
Rajnish Sharma
a)
(Supervision, Validation, Visualization)
1
VLSI Centre of Excellence, Chitkara University Institute of Engineering and Technology, Chitkara University
, Punjab, India
a)Author to whom correspondence should be addressed: [email protected]
Search for other works by this author on:
Kulbhushan Sharma
1,a)
Rahul Kumar Tripathi
2
H. S. Jatana
2
Rajnish Sharma
1,a)
1
VLSI Centre of Excellence, Chitkara University Institute of Engineering and Technology, Chitkara University
, Punjab, India
2
Semi-conductor Laboratory (SCL)
, Mohali, Punjab, India
a)Author to whom correspondence should be addressed: [email protected]
Rev. Sci. Instrum. 93, 064710 (2022)
Article history
Received:
February 07 2022
Accepted:
May 31 2022
Citation
Kulbhushan Sharma, Rahul Kumar Tripathi, H. S. Jatana, Rajnish Sharma; Design of a low-noise low-voltage amplifier for improved neural signal recording. Rev. Sci. Instrum. 1 June 2022; 93 (6): 064710. https://doi.org/10.1063/5.0087527
Download citation file:
Pay-Per-View Access
$40.00
Sign In
You could not be signed in. Please check your credentials and make sure you have an active account and try again.
Citing articles via
Overview of the early campaign diagnostics for the SPARC tokamak (invited)
M. L. Reinke, I. Abramovic, et al.
Refurbishment and commissioning of a dual-band 23/31 GHz tipping
radiometer at potential radio astronomical sites
J. Cuazoson, D. Hiriart, et al.
Controlled partial gravity platform for milligravity in drop tower experiments
Kolja Joeris, Matthias Keulen, et al.
Related Content
0.342 nW Class-AB enhanced flipped source follower low pass filter for biomedical applications
Rev. Sci. Instrum. (November 2022)
0.279 nW fourth-order filter circuit for biological signal conditioning
AIP Advances (June 2024)
Design and simulation of pseudo-resistor with extremely high linearity for an improved neural signal recording
Rev. Sci. Instrum. (June 2020)