We present a field-programmable gate array (FPGA) based control system that has been implemented to control a strontium optical lattice clock at the National Physical Laboratory, UK. Bespoke printed circuit boards have been designed and manufactured, including an 8-channel, 16-bit digital to analog converter board with a 2 μs update rate and a 4-channel direct-digital synthesis board clocked at 1 GHz. Each board includes its own FPGA with 28 digital output lines available alongside the specialized analog or radio frequency outputs. The system is scalable to a large number of control lines by stacking the individual boards in a master-slave arrangement. The timing of the digital and analog outputs is based on the FPGA clock and is thus very predictable and exhibits low jitter. A particular advantage of our hardware is its large data buffers that, when combined with a pseudoclock structure, allow complex waveforms to be created. A high reliability of the system has been demonstrated during extended atomic clock frequency comparisons.

1.
I. R.
Hill
,
R.
Hobson
,
W.
Bowden
,
E. M.
Bridge
,
S.
Donnellan
,
E. A.
Curtis
, and
P.
Gill
,
J. Phys.: Conf. Series
723
,
012019
(
2016
).
2.
See https://www.icebloc.com/products/dc1-digital-timing-waveform-controller for M squared dcs; accessed 17 October 2017.
3.
M. T.
Baig
,
M.
Johanning
,
A.
Wiese
,
S.
Heidbrink
,
M.
Ziolkowski
, and
C.
Wunderlich
,
Rev. Sci. Instrum.
84
,
124701
(
2013
).
4.
R.
Bowler
,
U.
Warring
,
J. W.
Britton
,
B. C.
Sawyer
, and
J.
Amini
,
Rev. Sci. Instrum.
84
,
033108
(
2013
).
5.
T.
Pruttivarasin
and
H.
Katori
,
Rev. Sci. Instrum.
86
,
115106
(
2015
).
6.
See http://www.ni.com/labview/ for Ni labview; accessed 15 October 2015.
7.
See https://m-labs.hk/artiq/index.html for Artiq; accessed 17 October 2017.
8.
See https://www.python.org for Python; accessed 16 October 2015.
9.
A.
Keshet
and
W.
Ketterle
,
Rev. Sci. Instrum.
84
,
015105
(
2013
).
10.
P. T.
Starkey
,
C. J.
Billington
,
S. P.
Johnstone
,
M.
Jasperse
,
K.
Helmerson
,
L. D.
Turner
, and
R. P.
Anderson
,
Rev. Sci. Instrum.
84
,
085111
(
2013
).
12.
See https://www.mentor.com/products/fv/modelsim/ for Modelsim; accessed 02 February 2018.
13.
C. E.
Cummings
,
Clock Domain Crossing (CDC) Design and Verification Techniques Using SystemVerilog
, SNUG-2008 (
2008
).
14.
R.
Hobson
, “
An optical lattice clock with neutral strontium
,” Ph.D. thesis,
University of Oxford
,
2016
.
15.
W.
Bowden
,
I. R.
Hill
,
P. E. G.
Baird
, and
P.
Gill
,
Rev. Sci. Instrum.
88
,
016102
(
2017
).
16.
J. E.
Volder
,
IRE Trans. Electron. Comput.
EC-8
,
330
(
1959
).
You do not currently have access to this content.