The factors limiting channel mobility in AlSiO/p-type GaN-based metal-oxide-semiconductor field-effect transistors (MOSFETs) were systematically investigated. MOSFETs with various thin interfacial layers (ILs) between Al0.78Si0.22Oy films and Mg-doped GaN layers were prepared and found to exhibit different channel mobilities. The maximum effective mobility showed a significant correlation with the threshold voltage (Vt) and the hysteresis (ΔVt) in the transfer characteristics of these devices, such that the mobility decreased with increasing Vt and ΔVt. This effect can be explained by electron capture in and emission from border traps situated near the conduction band minimum for GaN. The insertion of a 3-nm-thick SiO2 IL drastically enhanced the effective mobility and simultaneously reduced the ΔVt value. Hall effect measurements with an applied gate voltage were used to determine the mobility of free electrons while excluding electrons captured in the border traps. The Hall effect mobility was much higher than the effective mobility, indicating that mobility was in fact reduced by the capture of electrons by the border traps. The ratio of electrons captured by border traps to the overall electrons induced by a gate bias was greatly lowered in a MOSFET incorporating a SiO2 IL. When a high vertical electric field of approximately 1 MV/cm was present in the device channel, the Hall effect mobility was slightly increased following the insertion of an IL. These results suggest that the IL reduced the interfacial roughness and/or affected the screening out of scattering due to potential fluctuations of the AlSiO.
Skip Nav Destination
,
,
,
,
Article navigation
28 February 2021
Research Article|
February 23 2021
Analysis of channel mobility in GaN-based metal-oxide-semiconductor field-effect transistors Available to Purchase
Kenji Ito
;
Kenji Ito
1
Toyota Central R&D Labs., Inc.
, Nagakute, 480-1192, Japan
Search for other works by this author on:
Kazuyoshi Tomita
;
Kazuyoshi Tomita
2Institute of Materials and Systems for Sustainability (IMaSS),
Nagoya University
, Nagoya 464-8601, Japan
Search for other works by this author on:
Daigo Kikuta
;
Daigo Kikuta
1
Toyota Central R&D Labs., Inc.
, Nagakute, 480-1192, Japan
Search for other works by this author on:
Masahiro Horita
;
Masahiro Horita
2Institute of Materials and Systems for Sustainability (IMaSS),
Nagoya University
, Nagoya 464-8601, Japan
3Department of Electronics, Graduate School of Engineering,
Nagoya University
, Nagoya 464-8603, Japan
Search for other works by this author on:
Tetsuo Narita
Tetsuo Narita
a)
1
Toyota Central R&D Labs., Inc.
, Nagakute, 480-1192, Japan
a)Author to whom correspondence should be addressed: [email protected]
Search for other works by this author on:
Kenji Ito
1
Kazuyoshi Tomita
2
Daigo Kikuta
1
Masahiro Horita
2,3
Tetsuo Narita
1,a)
1
Toyota Central R&D Labs., Inc.
, Nagakute, 480-1192, Japan
2Institute of Materials and Systems for Sustainability (IMaSS),
Nagoya University
, Nagoya 464-8601, Japan
3Department of Electronics, Graduate School of Engineering,
Nagoya University
, Nagoya 464-8603, Japan
a)Author to whom correspondence should be addressed: [email protected]
J. Appl. Phys. 129, 084502 (2021)
Article history
Received:
December 15 2020
Accepted:
February 02 2021
Citation
Kenji Ito, Kazuyoshi Tomita, Daigo Kikuta, Masahiro Horita, Tetsuo Narita; Analysis of channel mobility in GaN-based metal-oxide-semiconductor field-effect transistors. J. Appl. Phys. 28 February 2021; 129 (8): 084502. https://doi.org/10.1063/5.0040700
Download citation file:
Pay-Per-View Access
$40.00
Sign In
You could not be signed in. Please check your credentials and make sure you have an active account and try again.
Citing articles via
Re-examination of important defect complexes in silicon: From microelectronics to quantum computing
P. P. Filippatos, A. Chroneos, et al.
Tutorial: Simulating modern magnetic material systems in mumax3
Jonas J. Joos, Pedram Bassirian, et al.
Piezoelectric thin films and their applications in MEMS: A review
Jinpeng Liu, Hua Tan, et al.
Related Content
Suppression of positive bias instability by inserting polarized AlN interlayer at AlSiO/p-type GaN interface in metal–oxide–semiconductor field-effect transistor
Appl. Phys. Lett. (July 2024)
Electrical properties and interface abruptness of AlSiO gate dielectric grown on 000 1 ¯ N-polar and (0001) Ga-polar GaN
Appl. Phys. Lett. (October 2019)
A systematic and quantitative analysis of the bulk and interfacial properties of the AlSiO dielectric on N-polar GaN using capacitance–voltage methods
J. Appl. Phys. (August 2020)
Characterization of MOCVD-grown AlSiO gate dielectric on β-Ga2O3 (001)
Appl. Phys. Lett. (April 2021)