A novel 7-transistor/2-magnetic-tunnel-junction (7 T-2MTJ) cell circuit is proposed for a high-speed and compact nonvolatile ternary content-addressable memory (TCAM). Since critical path for switching in the TCAM cell circuit, which determines the performance of the TCAM, is only a single MOS transistor, switching delay of the TCAM word circuit is minimized. As a result, 270 ps of switching delay in 144-bit TCAM word circuit is achieved under a 90 nm CMOS/MTJ technology with magneto-resistance ratio of 100%, which is about two times faster than a conventional CMOS-based TCAM.

1.
W. M.
Elgharbawy
and
M. A.
Bayoumi
,
IEEE Circuits Syst. Mag.
5
,
6
(
2005
).
3.
T.
Kawahara
,
R.
Takemura
,
K.
Miura
,
J.
Hayakawa
,
S.
Ikeda
,
Y. M.
Lee
,
R.
Sasaki
,
Y.
Goto
,
K.
Ito
,
T.
Meguro
,
F.
Matsukura
,
H.
Takahashi
,
H.
Matsuoka
, and
H.
Ohno
,
IEEE J. Solid-State Circuits
43
,
109
(
2008
).
4.
D.
Halupka
,
S.
Huda
,
W.
Song
,
A.
Sheikholeslami
,
K.
Tsunoda
,
C.
Yoshida
, and
M.
Aoki
,
IEEE Int. Solid-State Circuits Conf.
2010
,
256
.
5.
K.
Tsuchida
,
T.
Inaba
,
K.
Fujita
,
Y.
Ueda
,
T.
Shimizu
,
Y.
Asao
,
T.
Kajiyama
,
M.
Iwayama
,
K.
Sugiura
,
S.
Ikegawa
,
T.
Kishi
,
T.
Kai
,
M.
Amano
,
N.
Shimomura
,
H.
Yoda
, and
Y.
Watanabe
,
IEEE Int. Solid-State Circuits Conf.
2010
,
258
.
6.
A.
Mochizuki
,
H.
Kimura
,
M.
Ibuki
, and
T.
Hanyu
,
IEICE Trans. Fundam.
E88-A
,
1408
(
2005
).
7.
S.
Matsunaga
,
J.
Hayakawa
,
S.
Ikeda
,
K.
Miura
,
H.
Hasegawa
,
T.
Endoh
,
H.
Ohno
, and
T.
Hanyu
,
Appl. Phys. Express
1
,
091301
(
2008
).
8.
D.
Suzuki
,
M.
Natsui
,
S.
Ikeda
,
H.
Hasegawa
,
K.
Miura
,
J.
Hayakawa
,
T.
Endoh
,
H.
Ohno
, and
T.
Hanyu
,
IEEE Symp. VLSI Circuits
2009
,
80
.
9.
W.
Zhao
,
C.
Chappert
,
V.
Javerliac
, and
J.-P.
Noziere
,
IEEE Trans. Magn.
45
,
3784
(
2009
).
10.
X.
Guo
,
E.
Ipek
, and
T.
Soyata
,
IEEE International Symposium on Computer Architecture
2010
, p.
371
.
11.
S.
Ikeda
,
J.
Hayakawa
,
Y. M.
Lee
,
F.
Matsukura
,
Y.
Ohno
,
T.
Hanyu
, and
H.
Ohno
,
IEEE Trans. Electron Devices
54
,
991
(
2007
).
12.
S.
Ikeda
,
K.
Miura
,
H.
Yamamoto
,
K.
Mizunuma
,
H. D.
Gan
,
M.
Endo
,
S.
Kanai
,
J.
Hayakawa
,
F.
Matsukura
, and
H.
Ohno
,
Nat. Mater.
9
,
721
(
2010
).
13.
K.
Miura
,
S.
Ikeda
,
M.
Yamanouchi
,
H.
Yamamoto
,
K.
Mizunuma
,
H. D.
Gan
,
J.
Hayakawa
,
R.
Koizumi
,
F.
Matsukura
, and
H.
Ohno
,
IEEE Symp. VLSI Technology
2011
,
214
.
14.
K.
Pagiamtzis
and
A.
Sheikholeslami
,
IEEE J. Solid-State Circuits
41
,
712
(
2006
).
15.
I.
Arsovski
,
T.
Chandler
, and
A.
Sheikholeslami
,
IEEE J. Solid-State Circuits
38
,
155
(
2003
).
16.
D.
Kudithipudi
and
E.
John
,
IEEE Proceedings of the 51st Midwest Symposium on Circuits and Systems
,
2008
, p.
783
.
17.
S.
Matsunaga
,
A.
Katsumata
,
M.
Natsui
, and
T.
Hanyu
,
IEEE International Symposium on Multiple-Valued Logic
2011
, p.
99
.
18.
S.
Matsunaga
,
A.
Katsumata
,
M.
Natsui
,
S.
Fukami
,
T.
Endoh
,
H.
Ohno
, and
T.
Hanyu
,
IEEE Symp. VLSI Circuits
2011
, p.
298
.
19.
M. E.
Baraji
,
V.
Javerliac
, and
G.
Prenat
,
Non-Volatile Memory Technology Symposium
2008
, p.
1
.
20.
W.
Xu
,
T.
Zhang
, and
Y.
Chen
,
IEEE Trans. VLSI Syst.
18
,
66
(
2010
).
21.
S.
Matsunaga
,
M.
Natsui
,
S.
Ikeda
,
K.
Miura
,
T.
Endoh
,
H.
Ohno
, and
T.
Hanyu
,
Jpn. J. Appl. Phys.
50
,
063004
(
2011
).
You do not currently have access to this content.