High aspect ratio (HAR) silicon etch is reviewed, including commonly used terms, history, main applications, different technological methods, critical challenges, and main theories of the technologies. Chronologically, HAR silicon etch has been conducted using wet etch in solution, reactive ion etch (RIE) in low density plasma, single-step etch at cryogenic conditions in inductively coupled plasma (ICP) combined with RIE, time-multiplexed deep silicon etch in ICP-RIE configuration reactor, and single-step etch in high density plasma at room or near room temperature. Key specifications are HAR, high etch rate, good trench sidewall profile with smooth surface, low aspect ratio dependent etch, and low etch loading effects. Till now, time-multiplexed etch process is a popular industrial practice but the intrinsic scalloped profile of a time-multiplexed etch process, resulting from alternating between passivation and etch, poses a challenge. Previously, HAR silicon etch was an application associated primarily with microelectromechanical systems. In recent years, through-silicon-via (TSV) etch applications for three-dimensional integrated circuit stacking technology has spurred research and development of this enabling technology. This potential large scale application requires HAR etch with high and stable throughput, controllable profile and surface properties, and low costs.
Skip Nav Destination
Review Article| September 09 2010
High aspect ratio silicon etch: A review
Banqiu Wu, Ajay Kumar, Sharma Pamarthy; High aspect ratio silicon etch: A review. J. Appl. Phys. 1 September 2010; 108 (5): 051101. https://doi.org/10.1063/1.3474652
Download citation file:
Don't already have an account? Register
You could not be signed in. Please check your credentials and make sure you have an active account and try again.
Could not validate captcha. Please try again.