High aspect ratio (HAR) silicon etch is reviewed, including commonly used terms, history, main applications, different technological methods, critical challenges, and main theories of the technologies. Chronologically, HAR silicon etch has been conducted using wet etch in solution, reactive ion etch (RIE) in low density plasma, single-step etch at cryogenic conditions in inductively coupled plasma (ICP) combined with RIE, time-multiplexed deep silicon etch in ICP-RIE configuration reactor, and single-step etch in high density plasma at room or near room temperature. Key specifications are HAR, high etch rate, good trench sidewall profile with smooth surface, low aspect ratio dependent etch, and low etch loading effects. Till now, time-multiplexed etch process is a popular industrial practice but the intrinsic scalloped profile of a time-multiplexed etch process, resulting from alternating between passivation and etch, poses a challenge. Previously, HAR silicon etch was an application associated primarily with microelectromechanical systems. In recent years, through-silicon-via (TSV) etch applications for three-dimensional integrated circuit stacking technology has spurred research and development of this enabling technology. This potential large scale application requires HAR etch with high and stable throughput, controllable profile and surface properties, and low costs.
Skip Nav Destination
,
,
Article navigation
1 September 2010
Review Article|
September 09 2010
High aspect ratio silicon etch: A review
Banqiu Wu;
Banqiu Wu
a)
Applied Materials
, 974 E. Arques Ave., M/S 81505 Sunnyvale, California 94085, USA
Search for other works by this author on:
Ajay Kumar;
Ajay Kumar
Applied Materials
, 974 E. Arques Ave., M/S 81505 Sunnyvale, California 94085, USA
Search for other works by this author on:
Sharma Pamarthy
Sharma Pamarthy
Applied Materials
, 974 E. Arques Ave., M/S 81505 Sunnyvale, California 94085, USA
Search for other works by this author on:
Banqiu Wu
a)
Ajay Kumar
Sharma Pamarthy
Applied Materials
, 974 E. Arques Ave., M/S 81505 Sunnyvale, California 94085, USA
a)
Electronic mail: [email protected].
J. Appl. Phys. 108, 051101 (2010)
Article history
Received:
November 04 2009
Accepted:
July 12 2010
Citation
Banqiu Wu, Ajay Kumar, Sharma Pamarthy; High aspect ratio silicon etch: A review. J. Appl. Phys. 1 September 2010; 108 (5): 051101. https://doi.org/10.1063/1.3474652
Download citation file:
Pay-Per-View Access
$40.00
Sign In
You could not be signed in. Please check your credentials and make sure you have an active account and try again.
Citing articles via
A step-by-step guide to perform x-ray photoelectron spectroscopy
Grzegorz Greczynski, Lars Hultman
Piezoelectric thin films and their applications in MEMS: A review
Jinpeng Liu, Hua Tan, et al.
Decoding diffraction and spectroscopy data with machine learning: A tutorial
D. Vizoso, R. Dingreville
Related Content
Characterization of a modified Bosch-type process for silicon mold fabrication
J. Vac. Sci. Technol. A (June 2005)
Replication-based fabrication for an optical device that incorporates vertically curved structures
J. Vac. Sci. Technol. A (June 2006)
Fabrication of 3D charged particle trap using through-silicon vias etched by deep reactive ion etching
J. Vac. Sci. Technol. B (April 2013)
Formation of three-dimensional and nanowall structures on silicon using a hydrogen-assisted high aspect ratio etching
J. Vac. Sci. Technol. B (October 2010)
Extreme ultraviolet lithography and three dimensional integrated circuit—A review
Appl. Phys. Rev. (January 2014)