Electromigration (EM) is an important failure mechanism in integrated circuit interconnections. Various models have been proposed to study the interconnect degradation due to EM from different perspectives. As the interconnect linewidth shrinks to submicrometer and below, a small growth in void size after void nucleation can sever the conduction path, and hence void nucleation time becomes the dominant part of the time to failure of an interconnect and the primary damage mechanism in EM failure. In this work, an alternative concept of EM modeling is proposed, and the EM lifetime of an interconnect during void nucleation is derived theoretically. A physics-based predictive Monte Carlo simulation methodology is used to model the void nucleation process during EM. To demonstrate the modeling concept and the simulation methodology developed in the present study, Al interconnect test structure is chosen as an illustration and it is shown that the model can predict the voiding location in the interconnect and estimate the median time to failure as verified experimentally.
Skip Nav Destination
Article navigation
1 January 2009
Research Article|
January 07 2009
Dynamic simulation of void nucleation during electromigration in narrow integrated circuit interconnects
Wei Li;
Wei Li
a)
1
Systems on Silicon Manufacturing Co. Pte. Ltd.
, 70 Pasir Ris Industrial Drive 1, Singapore 519 527, Singapore
2School of Electrical and Electronic Engineering,
Nanyang Technological University
, Singapore 639 798, Singapore
Search for other works by this author on:
Cher Ming Tan;
Cher Ming Tan
2School of Electrical and Electronic Engineering,
Nanyang Technological University
, Singapore 639 798, Singapore
Search for other works by this author on:
Nagarajan Raghavan
Nagarajan Raghavan
3Singapore-MIT Alliance (SMA),
National University of Singapore
, Singapore 117 576, Singapore
Search for other works by this author on:
a)
Electronic mail: liwe0008@ntu.edu.sg.
J. Appl. Phys. 105, 014305 (2009)
Article history
Received:
August 15 2008
Accepted:
October 27 2008
Citation
Wei Li, Cher Ming Tan, Nagarajan Raghavan; Dynamic simulation of void nucleation during electromigration in narrow integrated circuit interconnects. J. Appl. Phys. 1 January 2009; 105 (1): 014305. https://doi.org/10.1063/1.3040159
Download citation file:
Sign in
Don't already have an account? Register
Sign In
You could not be signed in. Please check your credentials and make sure you have an active account and try again.
Pay-Per-View Access
$40.00
Citing articles via
A step-by-step guide to perform x-ray photoelectron spectroscopy
Grzegorz Greczynski, Lars Hultman
GaN-based power devices: Physics, reliability, and perspectives
Matteo Meneghini, Carlo De Santi, et al.
Celebrating notable advances in compound semiconductors: A tribute to Dr. Wladyslaw Walukiewicz
Kirstin Alberi, Junqiao Wu, et al.