Mobility evaluation in transistors with charge-trapping gate dielectrics

Fast electron trapping in high-$k$ gate dielectrics is shown to effectively increase the magnitude of the threshold voltage during the dc measurements of the drain current, which leads to underestimation of the intrinsic channel carrier mobility. An approach based on the pulse $Id-Vg$ technique is proposed to estimate a correction factor to the dc mobility.