A single-electron transistor (SET) with two gates was fabricated via the self-aligned evaporation of Al into a trench structure comprised of Si and SiO2. The initial trench, which was comparable to 0.12 μm lines and defined by electron-beam lithography, was reduced to 0.05×0.02 μm by a slightly anisotropic etching characteristic. These processes allow for the production of SET devices using current silicon fabrication techniques. The simultaneous formation of two gates allows for one gate to be used to control the background charge of each device. The shift of Coulomb oscillation peaks was clearly shown by controlling the second gate bias. An inverter logic operation at a temperature of 5 K with a gain of 1.3 was obtained. These characteristics indicate that such SET logic devices, based on a combination of the good performance of the Al SET and the high level of control of the fabrication of Si technology, have considerable potential for future use.

1.
J. R.
Tucker
,
J. Appl. Phys.
72
,
4399
(
1992
).
2.
N. J.
Stone
and
H.
Ahmed
,
Electron. Lett.
35
,
1883
(
1999
).
3.
Y.
Ono
,
Y.
Takahashi
,
K.
Yamazaki
,
M.
Nagase
,
H.
Namatsu
,
K.
Kurihara
, and
K.
Murase
,
Appl. Phys. Lett.
76
,
3121
(
2000
).
4.
N.
Takahashi
,
H.
Ishikuro
, and
T.
Hiramoto
,
Appl. Phys. Lett.
76
,
209
(
2000
).
5.
H. Ishikuro and T. Hiramoto, Tech. Dig. Int. Electron Devices Meet. 119 (1998).
6.
A.
Dutta
,
S.
Oda
,
Y.
Fu
, and
M.
Willander
,
Jpn. J. Appl. Phys., Part 1
39
,
4647
(
2000
).
This content is only available via PDF.
You do not currently have access to this content.