Silicon holds significant potential as a material for future quantum processors. Transistors built in silicon-on-insulator technology and functioning as silicon qubit devices can be fabricated using industry-standard processes, allowing for easy integration with classical control hardware. However, achieving precise management of carrier transfer within the transistor channel is essential, requiring the elimination of electrically active defects that could act as recombination centers. Optimizing such a device demands a detailed characterization of the channel to assess the material purity. This study examines the presence of defects in the channel of fully depleted silicon-on-insulator transistors designed for qubit applications. Source and drain electrodes were connected together and voltage pulses were applied to the gate contact to perform capacitance deep level transient spectroscopy (DLTS) measurements. Electrical simulations conducted using Sentaurus device simulator were used to figure out the extension of the depleted region in the channel. By adjusting the gate voltages, we were able to probe the channel and localize the electrically active defects responsible for DLTS signals. Three dominant hole traps were detected at, respectively, 0.54, 0.57, and 0.65 eV above the valence band edge in the source/drain regions and were associated with bulk and Si/SiO2 interface defects. Their origin is likely related to the damage produced during the formation of p-doping by implantation. This study highlights not only the high quality of the channel material below the gate stack but also the need to keep the source and drain regions far from the gate edges to improve the qubit stability.
Skip Nav Destination
,
,
Article navigation
31 March 2025
Research Article|
April 02 2025
Investigation of channel material purity in fully depleted silicon-on-insulator transistors designed for qubit applications Available to Purchase
Special Collection:
Defects in Solids for Quantum Technologies
Philippe Ferrandis
;
Philippe Ferrandis
a)
(Formal analysis, Funding acquisition, Investigation, Methodology, Project administration, Resources, Supervision, Validation, Visualization, Writing – original draft, Writing – review & editing)
1
Université Grenoble Alpes, CNRS, Grenoble INP, Institut Néel
, 38000 Grenoble, France
a)Author to whom correspondence should be addressed: [email protected]
Search for other works by this author on:
Thomas Bédécarrats;
Thomas Bédécarrats
(Formal analysis, Project administration, Resources, Software, Supervision, Writing – review & editing)
2
CEA, LETI, Université Grenoble Alpes
, 38000 Grenoble, France
Search for other works by this author on:
Mikael Cassé
Mikael Cassé
(Conceptualization, Funding acquisition, Project administration, Resources, Supervision, Writing – review & editing)
2
CEA, LETI, Université Grenoble Alpes
, 38000 Grenoble, France
Search for other works by this author on:
Philippe Ferrandis
1,a)
Thomas Bédécarrats
2
Mikael Cassé
2
1
Université Grenoble Alpes, CNRS, Grenoble INP, Institut Néel
, 38000 Grenoble, France
2
CEA, LETI, Université Grenoble Alpes
, 38000 Grenoble, France
a)Author to whom correspondence should be addressed: [email protected]
Appl. Phys. Lett. 126, 133506 (2025)
Article history
Received:
December 27 2024
Accepted:
March 21 2025
Citation
Philippe Ferrandis, Thomas Bédécarrats, Mikael Cassé; Investigation of channel material purity in fully depleted silicon-on-insulator transistors designed for qubit applications. Appl. Phys. Lett. 31 March 2025; 126 (13): 133506. https://doi.org/10.1063/5.0255225
Download citation file:
Pay-Per-View Access
$40.00
Sign In
You could not be signed in. Please check your credentials and make sure you have an active account and try again.
123
Views
Citing articles via
Roadmap on photonic metasurfaces
Sebastian A. Schulz, Rupert. F. Oulton, et al.
Attosecond physics and technology
O. Alexander, D. Ayuso, et al.
High breakdown voltage normally off Ga2O3 transistors on silicon substrates using GaN buffer
Mritunjay Kumar, Vishal Khandelwal, et al.
Related Content
TCAD-based investigation of 1/f noise in advanced 22 nm FDSOI MOSFETs
Appl. Phys. Lett. (November 2024)
Optimization of fin-slanted angles for enhanced electrical performance in lateral β-Ga2O3 MOSFETs
Appl. Phys. Lett. (January 2025)
PN-junction based nano transistors for low power applications
AIP Conf. Proc. (May 2023)
Comparative modeling of vertical and planar organic phototransistors with 2D drift-diffusion simulations
AIP Conf. Proc. (May 2016)
Design and investigation of dopingless dual-gate tunneling transistor based on line tunneling
AIP Advances (April 2019)