In this work, the mechanistic insights behind low-frequency noise (LFN) of the advanced ultrathin body and buried oxide fully depleted silicon-on-insulator based metal–oxide–semiconductor field effect transistor (MOSFET) are unveiled. The gate voltage-induced noise power spectral density (SVG) is inversely proportional to frequency f (i.e., SVG , 1 is the frequency exponent) for nMOSFET and pMOSFET. Detailed numerical simulations are performed and well calibrated to reported SVG vs f characteristics. Simulation results are consistent with the reported experimental observations. We demonstrate that LFN is caused by the charge carrier number fluctuation mechanism, which is originated by trapping and de-trapping of channel charge carriers via. bulk traps (from oxygen vacancies) in the hafnium dioxide (HfO2) layer, but not through traps at the silicon dioxide (SiO2)/channel interface. This work therefore explains the similar magnitude of SVG in both nMOSFET and pMOSFET observed experimentally and further suggests that oxygen vacancies inside gate oxides are critical to suppress the low-frequency noise in emerging high-k based MOSFETs.
Skip Nav Destination
,
,
Article navigation
11 November 2024
Research Article|
November 13 2024
TCAD-based investigation of 1/f noise in advanced 22 nm FDSOI MOSFETs
Prabhat Khedgarkar
;
Prabhat Khedgarkar
a)
(Conceptualization, Formal analysis, Investigation, Methodology, Validation, Visualization, Writing – original draft, Writing – review & editing)
1
Department of Electrical Engineering, Indian Institute of Technology Ropar
, Rupnagar 140001, India
Search for other works by this author on:
Mohit D. Ganeriwala
;
Mohit D. Ganeriwala
(Formal analysis, Writing – review & editing)
2
Department of Electronics and Computer Science, Universidad de Granada
, Avenida de la Fuente Nueva S/N 18071, Granada, Spain
Search for other works by this author on:
Pardeep Duhan
Pardeep Duhan
a)
(Conceptualization, Formal analysis, Funding acquisition, Investigation, Methodology, Project administration, Resources, Supervision, Validation, Visualization, Writing – original draft, Writing – review & editing)
1
Department of Electrical Engineering, Indian Institute of Technology Ropar
, Rupnagar 140001, India
Search for other works by this author on:
Prabhat Khedgarkar
1,a)
Mohit D. Ganeriwala
2
Pardeep Duhan
1,a)
1
Department of Electrical Engineering, Indian Institute of Technology Ropar
, Rupnagar 140001, India
2
Department of Electronics and Computer Science, Universidad de Granada
, Avenida de la Fuente Nueva S/N 18071, Granada, Spain
Appl. Phys. Lett. 125, 203506 (2024)
Article history
Received:
August 05 2024
Accepted:
November 03 2024
Citation
Prabhat Khedgarkar, Mohit D. Ganeriwala, Pardeep Duhan; TCAD-based investigation of 1/f noise in advanced 22 nm FDSOI MOSFETs. Appl. Phys. Lett. 11 November 2024; 125 (20): 203506. https://doi.org/10.1063/5.0232149
Download citation file:
Pay-Per-View Access
$40.00
Sign In
You could not be signed in. Please check your credentials and make sure you have an active account and try again.
480
Views
Citing articles via
Roadmap on photonic metasurfaces
Sebastian A. Schulz, Rupert. F. Oulton, et al.
Diamagnetic levitation of water realized with a simple device consisting of ordinary permanent magnets
Tomoya Naito, Tomoaki Suzuki, et al.
Charge localization in optoelectronic and photocatalytic applications: Computational perspective
Francesco Ambrosio, Julia Wiktor
Related Content
Investigation of FDSOI and PDSOI MOSFET characteristics
AIP Conf. Proc. (November 2019)
Adaptation of the pseudo-metal–oxide–semiconductor field effect transistor technique to ultrathin silicon–on-insulator wafers characterization: Improved set-up, measurement procedure, parameter extraction, and modeling
J. Appl. Phys. (October 2013)
On the high-field transport and its temperature dependence in deca-nanometer fully depleted silicon-on-insulator field-effect-transistor
Appl. Phys. Lett. (August 2011)
Analysis of source/drain engineered 22nm FDSOI using high-k spacers
AIP Conf. Proc. (April 2018)
Sub- 30 ‐ nm hybrid lithography (electron beam∕deep ultraviolet) and etch process for fully depleted metal oxide semiconductor transistors
J. Vac. Sci. Technol. B (December 2007)