I-line stepper is widely used in large scale device manufacturing with limited achievable critical dimension by itself. With the aid of the spacer sidewall, the critical dimension can be further shrunk down. Spacer sidewall aided process necessitates an additional deposition-etching process, which inevitably results in process related damage under the gate. This paper proposes an optimized spacer sidewall aided gate patterning procedure for 0.15 μm GaN High Electron Mobility Transistors (HEMTs) fabrication. The process is proved to be effective in improving device performance compared to conventional sidewall process by keeping first Si-rich SiN passivation layer integrity at the gate edge. Interface trap density (Dit) and mobility were extracted for both conventional sidewall process and the optimized one with different passivation layers at the gate edge, demonstrating a lower Dit and higher mobility using the optimized process with enhanced device performances, such as higher current, breakdown voltage, and stress state characteristics, compared to the conventional process, which is promising for mass production of 0.15 μm GaN HEMTs.
Skip Nav Destination
Article navigation
7 October 2024
Research Article|
October 07 2024
Nitride spacer aided 0.15 μm AlGaN/GaN HEMT fabrication with optimized gate patterning process
Beibei Lv
;
Beibei Lv
(Formal analysis, Resources, Writing – original draft, Writing – review & editing)
Institute of Astronautic Electronic Engineering, Zhejiang University
, Hangzhou, China
Search for other works by this author on:
Lixing Zhang
;
Lixing Zhang
(Conceptualization, Formal analysis, Software, Writing – review & editing)
Institute of Astronautic Electronic Engineering, Zhejiang University
, Hangzhou, China
Search for other works by this author on:
Jiongjiong Mo
Jiongjiong Mo
a)
(Conceptualization, Formal analysis, Methodology, Writing – review & editing)
Institute of Astronautic Electronic Engineering, Zhejiang University
, Hangzhou, China
a)Author to whom correspondence should be addressed: [email protected]
Search for other works by this author on:
a)Author to whom correspondence should be addressed: [email protected]
Appl. Phys. Lett. 125, 153502 (2024)
Article history
Received:
July 24 2024
Accepted:
September 19 2024
Citation
Beibei Lv, Lixing Zhang, Jiongjiong Mo; Nitride spacer aided 0.15 μm AlGaN/GaN HEMT fabrication with optimized gate patterning process. Appl. Phys. Lett. 7 October 2024; 125 (15): 153502. https://doi.org/10.1063/5.0230452
Download citation file:
Pay-Per-View Access
$40.00
Sign In
You could not be signed in. Please check your credentials and make sure you have an active account and try again.
333
Views
Citing articles via
Roadmap on photonic metasurfaces
Sebastian A. Schulz, Rupert. F. Oulton, et al.
Superconducting flip-chip devices using indium microspheres on Au-passivated Nb or NbN as under-bump metallization layer
Achintya Paradkar, Paul Nicaise, et al.
Related Content
Influences of δ ‐doping time and spacer thickness on the mobility and two‐dimensional electron gas concentration in δ ‐doped GaAs/InGaAs/GaAs pseudomorphic heterostructures
J. Vac. Sci. Technol. B (January 1994)
A cost-effective technology to improve power performance of nanoribbons GaN HEMTs
Appl. Phys. Lett. (January 2022)
Isoelectronic indium-surfactant-doped Al 0.3 Ga 0.7 N ∕ GaN high electron mobility transistors
Appl. Phys. Lett. (March 2006)
Enhanced device performance of GaN high electron mobility transistors with in situ crystalline SiN cap layer
Appl. Phys. Lett. (September 2024)
Nitride-based high electron mobility transistors with a GaN spacer
Appl. Phys. Lett. (August 2006)