This Letter pioneers an investigation into the influence of temperature on threshold voltage (VTH) instability under negative bias in ferroelectric charge trap gate stack (FEG) high electron mobility transistors. Based on the experimental stress condition, i.e., gate bias of −20 V and temperature (T) range from 30 to 150 °C, our findings reveal a unidirectional VTH shift with 30 °C < T < 90 °C, and transitioning to a bidirectional VTH shift at 90 °C ≤ T ≤ 150 °C. The observed VTH < 0 V can be ascribed to the emission of electrons from the trapping layer, prompted by the pre-poling of the ferroelectric (FE) layer and the presence of interface traps. In contrast, under high-temperature stress, where VTH > 0 V, it indicates the depletion of the two-dimensional electron gas electrons due to de-poling and saturation of the polarization in the reverse direction. Moreover, this phenomenon is consistent with extracted activation energies (Ea) of 0.55 ± 0.01 and 0.79 ± 0.01 eV. Additionally, the recovery characteristics validate the trapping/detrapping process.
Skip Nav Destination
Article navigation
2 September 2024
Research Article|
September 04 2024
Impact of temperature on threshold voltage instability under negative bias in ferroelectric charge trap (FEG) GaN-HEMT
Shivendra K. Rathaur
;
Shivendra K. Rathaur
a)
(Conceptualization, Data curation, Formal analysis, Funding acquisition, Investigation, Methodology, Resources, Software, Visualization, Writing – original draft, Writing – review & editing)
1
Department of Electrical Engineering, Indian Institute of Technology
Delhi, New Delhi 110016, India
2
International College of Semiconductor Technology, National Yang Ming Chiao Tung University
, Hsinchu 30010, Taiwan
a)Author to whom correspondence should be addressed: kailash0181060@gmail.com
Search for other works by this author on:
Abhisek Dixit;
Abhisek Dixit
(Supervision)
1
Department of Electrical Engineering, Indian Institute of Technology
Delhi, New Delhi 110016, India
Search for other works by this author on:
Edward Yi Chang
Edward Yi Chang
(Funding acquisition, Project administration, Supervision, Validation)
2
International College of Semiconductor Technology, National Yang Ming Chiao Tung University
, Hsinchu 30010, Taiwan
3
Wide Bandgap Compound Semiconductor Research Center, Industry Academia Innovation School, National Yang Ming Chiao Tung University
, Hsinchu 30010, Taiwan
4
Department of Materials Science and Engineering, National Yang Ming Chiao Tung University
, Hsinchu 30010, Taiwan
Search for other works by this author on:
a)Author to whom correspondence should be addressed: kailash0181060@gmail.com
Appl. Phys. Lett. 125, 102104 (2024)
Article history
Received:
April 02 2024
Accepted:
August 22 2024
Citation
Shivendra K. Rathaur, Abhisek Dixit, Edward Yi Chang; Impact of temperature on threshold voltage instability under negative bias in ferroelectric charge trap (FEG) GaN-HEMT. Appl. Phys. Lett. 2 September 2024; 125 (10): 102104. https://doi.org/10.1063/5.0211768
Download citation file:
Sign in
Don't already have an account? Register
Sign In
You could not be signed in. Please check your credentials and make sure you have an active account and try again.
Pay-Per-View Access
$40.00
252
Views
Citing articles via
Roadmap on photonic metasurfaces
Sebastian A. Schulz, Rupert. F. Oulton, et al.
Feedback cooling of an insulating high-Q diamagnetically levitated plate
S. Tian, K. Jadeja, et al.
Special topic on Wide- and ultrawide-bandgap electronic semiconductor devices
Joachim Würfl, Tomás Palacios, et al.