We have demonstrated the execution of several programs stored in an instruction memory by a rapid single-flux-quantum bit-serial 8-bit microprocessor named CORE e2h. We employed a minimal instruction set architecture composed of 13 instructions based on the reduced instruction set computer. We integrated a 128-bit instruction memory and a 128-bit data memory with an arithmetic logic unit, two registers, a program counter, an instruction register, and a controller unit on a single chip. The bit-serial operation was performed by an on-chip clock generator, while the system clocks are provided from room-temperature electronics. The CORE e2h was made up of 11 000 Nb/AlOx/Nb Josephson junctions and fabricated with the Advanced Industrial Science and Technology 10-kA/cm2, 9-Nb-layer process. We obtained the correct results for all the executed programs, including the integer division, the two kinds of summation algorithms, the Euclidean algorithm, and finding the greatest divisor. These test programs contained a single or nested double loop, and the maximum number of executed instructions was 205. We confirmed the stable operation with the DC bias margins of around 10% at 50-GHz for different test programs. The measured electric power consumption was 2.5 mW at 4.2 K, and the estimated computing power was 500 × 106 instructions/s.
Skip Nav Destination
Execution of stored programs by a rapid single-flux-quantum random-access-memory-embedded bit-serial microprocessor using 50-GHz clock frequency
CHORUS
Article navigation
8 May 2023
Research Article|
May 08 2023
Execution of stored programs by a rapid single-flux-quantum random-access-memory-embedded bit-serial microprocessor using 50-GHz clock frequency
Special Collection:
Advances in Superconducting Logic
Masamitsu Tanaka
;
Masamitsu Tanaka
a)
(Conceptualization, Data curation, Funding acquisition, Investigation, Methodology, Project administration, Resources, Validation, Visualization, Writing – original draft, Writing – review & editing)
1
Department of Electronics, Nagoya University
, Furo-cho, Chikusa-ku, Nagoya 464-8603, Japan
a)Author to whom correspondence should be addressed: [email protected]
Search for other works by this author on:
Ryo Sato;
Ryo Sato
(Data curation, Investigation, Methodology, Validation, Visualization, Writing – original draft)
1
Department of Electronics, Nagoya University
, Furo-cho, Chikusa-ku, Nagoya 464-8603, Japan
Search for other works by this author on:
Akira Fujimaki
;
Akira Fujimaki
(Funding acquisition, Investigation, Methodology, Project administration, Resources, Supervision, Validation)
1
Department of Electronics, Nagoya University
, Furo-cho, Chikusa-ku, Nagoya 464-8603, Japan
Search for other works by this author on:
Kazuyoshi Takagi
;
Kazuyoshi Takagi
b)
(Investigation, Methodology, Supervision, Validation)
2
Department of Informatics, Kyoto University
, Yoshida-honmachi, Sakyo-ku, Kyoto 606-8501, Japan
Search for other works by this author on:
Naofumi Takagi
Naofumi Takagi
(Investigation, Methodology, Supervision, Validation)
2
Department of Informatics, Kyoto University
, Yoshida-honmachi, Sakyo-ku, Kyoto 606-8501, Japan
Search for other works by this author on:
a)Author to whom correspondence should be addressed: [email protected]
b)
Current address: Department of Information Engineering, Mie University, 1577 Kurimamachiya-cho, Tsu 514-8507, Japan.
Note: This paper is part of the APL Special Collection on Advances in Superconducting Logic.
Appl. Phys. Lett. 122, 192601 (2023)
Article history
Received:
February 28 2023
Accepted:
April 24 2023
Citation
Masamitsu Tanaka, Ryo Sato, Akira Fujimaki, Kazuyoshi Takagi, Naofumi Takagi; Execution of stored programs by a rapid single-flux-quantum random-access-memory-embedded bit-serial microprocessor using 50-GHz clock frequency. Appl. Phys. Lett. 8 May 2023; 122 (19): 192601. https://doi.org/10.1063/5.0148273
Download citation file:
Pay-Per-View Access
$40.00
Sign In
You could not be signed in. Please check your credentials and make sure you have an active account and try again.
Citing articles via
Roadmap on photonic metasurfaces
Sebastian A. Schulz, Rupert. F. Oulton, et al.
Sputter epitaxy of ScAlN films on GaN high electron mobility transistor structures
Tomoya Okuda, Shunsuke Ota, et al.
Special issue APL organic and hybrid photodetectors
Karl Leo, Canek Fuentes-Hernandez, et al.