We study the impact of the SiGe thickness in starting substrates composed of Si/Si0.25Ge0.75/SOI(100) structures for the Ge condensation process on the resulting Ge-on-insulator (GOI) film properties. We evaluate the physical properties of the GOI films using AFM and Raman spectroscopy. It is found that 10-nm-thick GOI films with higher compressive strain (εc = 1.75%) and more uniform spatial strain distribution are obtained for 40 nm-thick-Si0.75Ge0.25 through a Ge condensation process with slow cooling than 60 nm-thick-SiGe. This suppression of strain relaxation is due to the lower total strain energy by the thinner SiGe layer. By using this GOI substrate, 10-nm-thick GOI p-channel metal-oxide-semiconductor field effect transistors (pMOSFETs) are demonstrated with the high performance of μh = 467 cm2 V−1 s−1 and Ion/Ioff > 7.2 × 105. The effective hole mobility of the 10 nm-thick GOI pMOSFET increases significantly with reducing measurement temperature from 298 K to 100 K, indicating the high contribution of phonon scattering to the mobility.
Skip Nav Destination
Article navigation
11 February 2019
Research Article|
February 11 2019
Impact of SiGe layer thickness in starting substrates on strained Ge-on-insulator pMOSFETs fabricated by Ge condensation method
Kwang-Won Jo
;
Kwang-Won Jo
a)
Department of Electrical Engineering and Information Systems, University of Tokyo
, 2-11-16 Yayoi, Bunkyo-ku, Tokyo 113-8656, Japan
a)Author to whom correspondence should be addressed: [email protected]
Search for other works by this author on:
Wu-Kang Kim;
Wu-Kang Kim
Department of Electrical Engineering and Information Systems, University of Tokyo
, 2-11-16 Yayoi, Bunkyo-ku, Tokyo 113-8656, Japan
Search for other works by this author on:
Mitsuru Takenaka;
Mitsuru Takenaka
Department of Electrical Engineering and Information Systems, University of Tokyo
, 2-11-16 Yayoi, Bunkyo-ku, Tokyo 113-8656, Japan
Search for other works by this author on:
Shinichi Takagi
Shinichi Takagi
Department of Electrical Engineering and Information Systems, University of Tokyo
, 2-11-16 Yayoi, Bunkyo-ku, Tokyo 113-8656, Japan
Search for other works by this author on:
a)Author to whom correspondence should be addressed: [email protected]
Appl. Phys. Lett. 114, 062101 (2019)
Article history
Received:
October 18 2018
Accepted:
January 19 2019
Citation
Kwang-Won Jo, Wu-Kang Kim, Mitsuru Takenaka, Shinichi Takagi; Impact of SiGe layer thickness in starting substrates on strained Ge-on-insulator pMOSFETs fabricated by Ge condensation method. Appl. Phys. Lett. 11 February 2019; 114 (6): 062101. https://doi.org/10.1063/1.5068713
Download citation file:
Pay-Per-View Access
$40.00
Sign In
You could not be signed in. Please check your credentials and make sure you have an active account and try again.
Citing articles via
Roadmap on photonic metasurfaces
Sebastian A. Schulz, Rupert. F. Oulton, et al.
Color astrophotography with a 100 mm-diameter f/2 polymer flat lens
Apratim Majumder, Monjurul Meem, et al.
Sputter epitaxy of ScAlN films on GaN high electron mobility transistor structures
Tomoya Okuda, Shunsuke Ota, et al.
Related Content
Threshold voltage shift and drain current degradation by negative bias temperature instability in Si (110) p-channel metal-oxide-semiconductor field-effect transistor
Appl. Phys. Lett. (May 2012)
Impact of interface micro‐roughness on low frequency noise in (110) and (100) pMOSFETs
AIP Conference Proceedings (August 2005)
Channel direction, effective field, and temperature dependencies of hole mobility in (110)-oriented Ge-on-insulator p-channel metal-oxide-semiconductor field-effect transistors fabricated by Ge condensation technique
J. Appl. Phys. (February 2011)
B 18 H 22 Implantation for the Source‐Drain Extension in 45 nm‐node PMOSFETs and Beyond
AIP Conference Proceedings (November 2008)