Tunable DC voltage control circuit based on a half-wave rectifier was developed using a graphene–germanium barristor. The output DC voltage level could be modulated at 30–100% of the peak voltage by controlling the Schottky barrier height between graphene and germanium using a gate bias. Owing to the simple and low-temperature integration process, this device can be used for a variable DC power supply in monolithically integrated circuits or flexible devices.

As advanced CMOS technologies have been driven toward lower operating voltage and more power efficiency, on-chip power supply circuits are getting more attention to supply the multiple low DC voltage (VDD), such as the DC-DC converter and rectifier for AC-DC conversion.1–11 A well-known representative simple circuits are the diode based full/half-wave rectifier circuits and Zener diode based voltage regulator circuits. Their performances are dominantly determined by the characteristics of the rectifying device and other components.

To meet the diverse requirements for many different applications, various DC supply circuits have been proposed using novel devices and materials.1–8 Steudel et al. demonstrated the 50-MHz half-wave rectifier to provide VDD to the logic circuit using a pentacene diode.1 Heljo et al. proposed poly(triarylamine) (PTAA) semiconductor diodes based half-wave and full-wave rectifiers that are successfully used in passive radio frequency identification (RFID) tags.2 An integrated a-IGZO Schottky diode with a high cutoff frequency of 3 GHz was proposed for a double half-wave rectifier in passive RFID Tags which yields a DC voltage.3 While these two terminal device-based circuits are simple and suitable for integrated circuits, they can only generate a single value output voltage. Thus, additional elements should be used to generate multiple low VDD values, such as step-down DC-DC conversion systems connected to the rectifiers, which will affect the design efficiency and chip area.9–11 In addition, for monolithic integration architecture, it is desirable to move less performance sensitive circuits such as power supply module to upper level of circuits embedded in the back end of line structures. In this case, devices with a low temperature integration capability has a great advantage. Thus, there is a strong need for a low temperature fabricated-tunable AC/DC converter to reduce the chip area and power consumption. Again, several devices have already been investigated to achieve this goal. Wang et al. demonstrated that graphene field effect transistors (GFETs) could be used as frequency-doubling devices.12 Using the ambipolar transport properties of GFETs that resemble the I–V characteristics of an ideal full-wave rectifier, a frequency multiplier was developed without additional components.

Graphene barristor is an attractive candidate for these types of BEOL device applications because of the very low device fabrication temperature, flexibility, high on/off ratio, and very low VDD.13–18 By modulating the Schottky barrier height between a graphene barristor and a semiconductor, it can function like a Schottky diode with an adjustable rectification ratio.

In this work, we developed a tunable DC voltage supply circuit using a half-wave rectifier based on a graphene–germanium (Ge) barristor. This device exhibited a very low turn-on voltage of ∼ 0.17 V as well as high VDC/VAC peak ratio compared to other devices based rectifier fabricated with low temperature integration below 300 °C. Moreover, the output voltages could be modulated from 1 to 3.5 V for input signal frequencies between 60 and 1 MHz.

Fig. 1(a) shows the optical image of the fabricated graphene/Ge barristor. The 45-nm AgSb drain electrode (Ge region) and 100-nm Au source electrodes (graphene region) were deposited to form Ohmic contacts to Ge substrate. Then, a 30-nm Al2O3 gate dielectricr and a 80nm Au metal gate were deposited on the active channel having the graphene/Ge Schottky junction. The highest process temperature was 300 °C annealing used to enhance the adhesion of graphene to Ge substrate. As shown in Fig. 1(b), the quality of monolayer graphene grown via chemical vapor deposition appears to be maintained quite well during the device fabrication process. Further details about the device fabrication can be founded in Ref. 19.

FIG. 1.

(a) Optical image of the fabricated graphene–germanium barristor. (b) Raman spectrum of single-layer graphene on SiO2 and Ge regions, showing minimal damage during the device fabrication.

FIG. 1.

(a) Optical image of the fabricated graphene–germanium barristor. (b) Raman spectrum of single-layer graphene on SiO2 and Ge regions, showing minimal damage during the device fabrication.

Close modal

The electrical characteristics of base device, graphene/Ge barristor, were measured using a semiconductor parameter analyzer (Keithley 4200). Fig. 2(a) shows the typical behaviors of the Schottky diode at VG = 0 V. A rectification ratio (IF/IR) of up to 103 was achieved at |VSD| = 4 V, which is high enough for AC signal rectification.5,6 A turn-on voltage (VF) of 0.17 V and breakdown voltage (VBR) of 27.2 V were observed at VG = 0 V, as shown in Fig. 2(b). Fig. 2(c) shows that the ID in a reverse bias region increases from 0.3 to 100 A/cm2 as the Schottky barrier height formed in graphene and Ge is modulated from 0.4 to 0.17 eV by the gate bias.18–21 The Schottky barrier height was extracted from the I-V characteristics and Table I presents the device parameters used for this calculation.19,21 The rectification ratio of the graphene–Ge barristor was modulated from 3380 to 21 for the VG ranging from 0 to 25 V, as shown in Fig. 2(d). The range of VG used in this work is relatively high owing to a relatively thick gate dielectric, but it can be scaled down as necessary.16 

FIG. 2.

Electrical characteristics of graphene–germanium barristor with a 30-nm Al2O3 gate dielectric. (a) ID–VSD characteristics of the barristor at VG from 0 to 25 V. (b) Turn-on voltage (VF) and breakdown voltage (VBR) in the reverse region of graphene barristor at VG = 0 V. (c) ID–VG characteristics at VSD = -4 V. (d) Rectification (IF/IR) at |VDS| = 4 V.

FIG. 2.

Electrical characteristics of graphene–germanium barristor with a 30-nm Al2O3 gate dielectric. (a) ID–VSD characteristics of the barristor at VG from 0 to 25 V. (b) Turn-on voltage (VF) and breakdown voltage (VBR) in the reverse region of graphene barristor at VG = 0 V. (c) ID–VG characteristics at VSD = -4 V. (d) Rectification (IF/IR) at |VDS| = 4 V.

Close modal
TABLE I.

Device parameters used to extract Schottky barrier height at room temperature.

ParameterValueUnit
Effective density of state 1.04E19 cm-3 
in the conduction band   
Germanium concentration 7.5E14 cm-3 
Initial barrier height 0.4 eV 
Richardson constant17  66 A/cm2K2 
Channel area 5 × 10 μm2 
Gate dielectric constant 6.5  
Gate dielectric thickness 30 nm 
ParameterValueUnit
Effective density of state 1.04E19 cm-3 
in the conduction band   
Germanium concentration 7.5E14 cm-3 
Initial barrier height 0.4 eV 
Richardson constant17  66 A/cm2K2 
Channel area 5 × 10 μm2 
Gate dielectric constant 6.5  
Gate dielectric thickness 30 nm 

The performance of the half-wave rectifier using the graphene–Ge barristor was measured using an oscilloscope (Agilent DSO7104A), a function generator (Agilent 81150A), parameter analyzer (Keithley 4200), capacitor CL, and 1-MΩ load resistor RL, using the set-up shown in Fig. 3(a). The parameter analyzer was used to apply the gate voltage to the barristor.

FIG. 3.

(a) Circuit diagram of graphene–germanium barristor-based half rectifier with capacitor. (b) Rectifier output waveforms of Fig. 3(a) owing to variation of the capacitance (CL = 100, 300, and 500 pF) at a 4 V AC signal with a frequency of 10 kHz. (c) Variation of rectifier output waveforms as a function of AC input signal frequency (1k, 10k, 100k, 1M and 10 MHz) at CL = 100 pF and VG = 0 V.

FIG. 3.

(a) Circuit diagram of graphene–germanium barristor-based half rectifier with capacitor. (b) Rectifier output waveforms of Fig. 3(a) owing to variation of the capacitance (CL = 100, 300, and 500 pF) at a 4 V AC signal with a frequency of 10 kHz. (c) Variation of rectifier output waveforms as a function of AC input signal frequency (1k, 10k, 100k, 1M and 10 MHz) at CL = 100 pF and VG = 0 V.

Close modal

Fig. 3(b) shows the response characteristics of half- wave rectifier with different CLs. Although a slight voltage drop was observed owing to the high resistance of graphene–metal contacts and other series resistance components, the basic function of the barristor-based rectifier circuit was successfully demonstrated. The ripple voltage generated because of the charge and discharge of the capacitor decreased as the load capacitance increased. Fig. 3(c) shows the output waveforms as a function of the input AC frequency. As the input signal frequency increased from 1 kHz to 10 MHz, the transition from the output voltage peak to peak was smoothed to closely resemble the constant DC voltage with 100 pF capacitor. The peak rectified voltage decreased from 3.4 to 2.8 V when the input signal was modulated from 1 k and 14 MHz at100 pF, as shown in Fig. 4. At 14 MHz, the output voltage was reduced by approximately 30% compared to the input peak voltage.

FIG. 4.

Peak rectifier output voltage as the function of input frequency at 4 V AC signal at Half-wave rectifier at VG = 0 V.

FIG. 4.

Peak rectifier output voltage as the function of input frequency at 4 V AC signal at Half-wave rectifier at VG = 0 V.

Close modal

Table II summarizes the performance of this emerging diode based rectifier that can be fabricated at low temperatures below 300 °C. The turn-on voltage of the barristor is relatively lower than the other devices owing to the Schottky junction. At input signal frequencies in the range of a few MHz, the barristor-based half-wave rectifier has better VDC/VAC peak ratio. Moreover, the frequency dependence of the output voltage in 1 kHz to 14 MHz range is competitive to the other examples.

TABLE II.

Comparison between emerging diode based rectifier that can be fabricated at low temperature of below 300 °C.

VOut(@ 14 MHz)/VOut(@ 1 kHz)
MaterialsVF [V]VDC/VAC peak ratiopeak ratio
Half-wave rectifier Graphene–Ge 0.17 0.7 @ 14 MHz 0.83 This work 
 Pentacene 1.5 0.6 @ 14 MHz 1  
 PTAA 0.55 @ 14 MHz 0.64 2  
 C60 0.4 @ 1 MHz 5  
 Pentacene–ZnO 1.5 0.06 @ 10 MHz 6  
Double half-wave rectifier IGZO 0.6 0.8 @ 14 MHz 3  
 Pentacene 1.2 1.25 @ 13.56 MHz 4  
VOut(@ 14 MHz)/VOut(@ 1 kHz)
MaterialsVF [V]VDC/VAC peak ratiopeak ratio
Half-wave rectifier Graphene–Ge 0.17 0.7 @ 14 MHz 0.83 This work 
 Pentacene 1.5 0.6 @ 14 MHz 1  
 PTAA 0.55 @ 14 MHz 0.64 2  
 C60 0.4 @ 1 MHz 5  
 Pentacene–ZnO 1.5 0.06 @ 10 MHz 6  
Double half-wave rectifier IGZO 0.6 0.8 @ 14 MHz 3  
 Pentacene 1.2 1.25 @ 13.56 MHz 4  

Fig. 5(a) shows the final waveforms of rectified DC output obtained for 60 Hz and 1 MHz input signals with different gate bias conditions. A 100 μF smoothing capacitor (CL) was used for the 60 Hz signal, and a 100 pF capacitor was used for the 1 MHz signal. As the gate bias decreased from 15 V to 0 V, the rectified DC output voltage could be modulated from 1.1 to 3.4 V at 60 Hz. At 1 MHz, the range of the output voltage decreased from 0.85 to 3.1V. Fig. 5(b) summarizes the range of DC output modulation range as a function of gate bias. The Schottky barrier height was changed by 0.4eV (∼62%) for a 70% DC output modulation level.

FIG. 5.

(a) Waveforms of the rectified output for half-wave rectifier circuit with graphene–Ge barristor (CL = 100 μF and 100 pF) at a 4 V AC input signal with frequency = 60 Hz and 1 MHz. (b) Rectified DC output voltage in Fig. 5(a) is a function of gate voltage of graphene–Ge barristor.

FIG. 5.

(a) Waveforms of the rectified output for half-wave rectifier circuit with graphene–Ge barristor (CL = 100 μF and 100 pF) at a 4 V AC input signal with frequency = 60 Hz and 1 MHz. (b) Rectified DC output voltage in Fig. 5(a) is a function of gate voltage of graphene–Ge barristor.

Close modal

We demonstrated a microscale tunable DC power supply using a half-wave rectifier based on a graphene–Ge barristor. The DC output voltage could be controlled up to 70% of the initial output voltage. This device can be useful in tunable DC power supply circuits, especially for monolithically integrated circuits or flexible circuit applications.

This work was partially supported by Global Frontier Program through the Global Frontier Hybrid Interface Materials (GFHIM) (2013M3A6B1078873), Creative Materials Discovery Program on Creative Multilevel Research Center (2015M3D1A1068062) and Nano Materials Technology Development Program (2016M3A7B4909942) through the National Research Foundation (NRF) of Korea, funded by the Ministry of Science and ICT, Korea.

1.
S.
Steudel
,
K.
Myny
,
V.
Arkhipov
,
C.
Deibel
,
S. D.
Vusser
,
J.
Genoe
, and
P.
Heremans
,
Nature Materials
4
(
8
),
597
(
2005
).
2.
P. S.
Heljo
,
M.
Li
,
K. E.
Lilja
,
H. S.
Majumdar
, and
D.
Lupo
,
IEEE Trans. Electron Devices
60
(
2
),
870
(
2013
).
3.
A.
Chasin
,
V.
Volskiy
,
M.
Libois
,
K.
Myny
,
M.
Nag
,
M.
Rockele
,
G. A. E.
Vandenbosch
,
J.
Genoe
,
G.
Gielen
, and
P.
Heremans
,
IEEE Trans. Electron Devices
61
(
9
),
3289
3295
(
2014
).
4.
K.
Myny
,
S.
Steudel
,
P.
Vicca
,
J.
Genoe
, and
P.
Heremans
,
Appl. Phys. Lett.
93
(
9
),
093305
(
2008
).
5.
L.
Ma
,
J.
Ouyang
, and
Y.
Yang
,
Appl. Phys. Lett.
84
(
23
),
4786
(
2004
).
6.
B. N.
Pal
,
J.
Sun
,
B. J.
Jung
,
E.
Choi
,
A. G.
Andreou
, and
H. E.
Katz
,
Adv. Mater.
20
(
5
),
1023
1028
(
2008
).
7.
S.
Steudel
,
S.
De Vusser
,
K.
Myny
,
M.
Lenes
,
J.
Genoe
, and
P.
Heremans
,
J. Appl. Phys.
99
(
11
),
114519
(
2006
).
8.
R.
Rotzoll
,
S.
Mohapatra
,
V.
Olariu
,
R.
Wenz
,
M.
Grigas
, and
K.
Dimmler
,
Appl. Phys. Lett.
88
(
12
),
123502
(
2006
).
9.
W.
Chen
,
X.
Ruan
,
H.
Yan
, and
C. K.
Tse
,
IEEE Trans. Power Electron.
24
(
6
),
1463
1474
(
2009
).
10.
A. R.
Alonso
,
J.
Sebastian
,
D. G.
Lamar
,
M. M.
Hernando
, and
A.
Vazquez
,
IEEE Energy Conversion Congress and Exposition
,
1129
1135
(
2010
).
11.
G.
Patounakis
,
Y. W.
Li
, and
K. L.
Shepard
,
IEEE J. Solid-State Circuits
39
(
3
),
443
451
(
2004
).
12.
H.
Wang
,
D.
Nezich
,
J.
Kong
, and
T.
Palacios
,
IEEE Electron Device Lett.
30
(
5
),
547
549
(
2009
).
13.
J.
Heo
,
K. E.
Byun
,
J.
Lee
,
H. J.
Chung
,
S. H.
Jeon
,
S. J.
Park
, and
S. W.
Hwang
,
Nano Lett.
13
(
12
),
5967
5971
(
2013
).
14.
K. E.
Chang
,
T. J.
Yoo
,
C.
Kim
,
Y. J.
Kim
,
S. K.
Lee
,
S. Y.
Kim
,
S.
Heo
,
M. G.
Kwon
, and
B. H.
Lee
,
Small
14
(
28
),
1801182
(
2018
).
15.
H. J.
Hwang
,
S.
Heo
,
W. B.
Yoo
, and
B. H.
Lee
,
AIP Adv.
8
(
1
),
015022
(
2018
).
16.
S.
Heo
,
H.
I Lee
,
H. J.
Lee
,
S. M.
Kim
,
K.
Kim
,
Y. J.
Kim
,
S. Y.
Kim
,
J. H.
Kim
,
M. H.
Yoon
, and
B. H.
Lee
,
Ann. Phys.
530
(
10
),
1800224
(
2018
).
17.
H.
Yang
,
J.
Heo
,
S.
Park
,
H. J.
Song
,
D. H.
Seo
,
K.-E.
Byun
,
P.
Kim
,
I.
Yoo
,
H. J.
Chung
, and
K.
Kim
,
Science
336
,
1140
1143
(
2012
).
18.
S.
Heo
,
S.
Kim
,
K.
Kim
,
H. J.
Lee
,
S. Y.
Kim
,
Y. J.
Kim
,
S. M.
Kim
,
H. I.
Lee
,
S.
Lee
,
K. R.
Kim
,
S. H.
Kang
, and
B. H.
Lee
,
IEEE Electron Device Lett.
39
(
12
),
1948
1951
(
2018
).
19.
K. E.
Chang
,
C.
Kim
,
T. J.
Yoo
,
M. G.
Kwon
,
S.
Heo
,
S. Y.
Kim
,
Y. J.
Hyun
,
J. I.
Yoo
,
H. C.
Ko
, and
B. H.
Lee
,
Adv. Electron. Mater.
5
,
1800957
(
2019
).
20.
S.
Heo
,
Y. J.
Kim
,
C. H.
Kim
,
S. K.
Lee
,
H. J.
Lee
,
H. J.
Hwang
,
J.
Noh
, and
B. H.
Lee
,
Silicon Nanoelectronics Workshop (SNW)
,
131
132
(
2017
).
21.
L.-H.
Zeng
,
M. Z.
Wang
,
H.
Hu
,
B.
Nie
,
Y. Q.
Yu
,
C. Y.
Wu
,
L.
Wang
,
J. G.
Hu
,
C.
Xie
,
F. X.
Liang
, and
L. B.
Luo
,
ACS Appl. Mater. Interfaces
5
(
19
),
9362
9366
(
2013
).