The use of insulating over‐layers and conducting refractory metal liners with Cu, along with the introduction of low‐k materials with low stiffness, results in important differences in the mechanisms of electromigration‐induced mechanical failure of Cu‐based integrated circuit metallization compared to Al‐based metallization. Despite this, the same electromigration test structures and circuit‐level reliability assessment methodologies are often applied to Cu as those developed and used for Al. Unlike in Al technology, in Cu technology, measured electromigration lifetimes and critical line‐length current‐density products for immortality depend on whether test segments terminate in vias above or below the segments. Also, the critical stress for void nucleation is lower for Cu embedded in SiO2 than for Al embedded in SiO2. As a result, Cu must have a better test‐level reliability to achieve the same circuit‐level reliability as Al. The critical stress for void nucleation is expected to further decrease as lower‐k, and therefore lower modulus, dielectrics and thinner liners are used. In addition, this evolution is expected to lead to lower stresses for Cu extrusion into the dielectric or rupture of the liner at the base of the vias. Lowered resistance to Cu extrusion will degrade reliability. Lower resistance to liner rupture is also likely to degrade reliability, though quantitative analysis of this effect requires further characterization of the lifetimes of multi‐segment interconnect trees.
Skip Nav Destination
Article navigation
7 February 2006
STRESS-INDUCED PHENOMENA IN METALLIZATION: Eighth International Workshop on Stress-Induced Phenomena in Metallization
12-14 September 2005
Dresden (Germany)
Research Article|
February 07 2006
Effects of Mechanical Properties on the Circuit‐Level Reliability of Cu/low‐k Metallization Available to Purchase
C. V. Thompson
C. V. Thompson
M.I.T, 77 Massachusetts Avenue, 13‐5077, Cambridge, Massachusetts 02139
Search for other works by this author on:
C. V. Thompson
M.I.T, 77 Massachusetts Avenue, 13‐5077, Cambridge, Massachusetts 02139
AIP Conf. Proc. 817, 231–243 (2006)
Citation
C. V. Thompson; Effects of Mechanical Properties on the Circuit‐Level Reliability of Cu/low‐k Metallization. AIP Conf. Proc. 7 February 2006; 817 (1): 231–243. https://doi.org/10.1063/1.2173555
Download citation file:
Pay-Per-View Access
$40.00
Sign In
You could not be signed in. Please check your credentials and make sure you have an active account and try again.
6
Views
Citing articles via
Effect of coupling agent type on the self-cleaning and anti-reflective behaviour of advance nanocoating for PV panels application
Taha Tareq Mohammed, Hadia Kadhim Judran, et al.
Design of a 100 MW solar power plant on wetland in Bangladesh
Apu Kowsar, Sumon Chandra Debnath, et al.
With synthetic data towards part recognition generalized beyond the training instances
Paul Koch, Marian Schlüter, et al.
Related Content
Probabilistic immortality of Cu damascene interconnects
J. Appl. Phys. (February 2002)
Immortality of Cu damascene interconnects
AIP Conf. Proc. (April 2002)
The Persian Immortals: A classical case of self-organization
Am. J. Phys. (April 2020)
Modeling and experimental characterization of electromigration in interconnect trees
AIP Conf. Proc. (November 1999)