Arithmetic circuits are playing an important key role in many electronic systems such as microprocessors and digital signal processors with high efficiency. With Many-Valued Logic, the required operations to implement arithmetic circuits can be reduced and also reduces the chip top area. Carbon Nanotube FETs (CNFETs) are examined as a good substitute for MOS transistors (MOSFET). Many-Valued Logic can furnish a distinctive design that has a high rise in speed and less difficulty by integrating the potentials of Carbon Nanotube Field-Effect Transistors beside the supremacy of Many-Valued Logic. In this work how the power, delay, and PDP are changing with Quaternary logic using Nano transistors are observed which may improve the speed and reduce the power consumption.

1.
Sheng
Lin
,
Yong-Bin
,
Fabrizio
Lombardi
CNTFET-Based Design of Ternary Logic Gatesand Arithmetic Circuits
,”
IEEE transactions on Nanotechnology
, vol.
10
, NO.
2
march
2011
.
2.
(
2008
).
Stanford University CNFET model Website
.
Stanford University
,
Stanford, CA
[online]. Available at: http://nano.stanford.edu/model.php?Id=23
3.
Abdolah
Amirany
,
Kian
Jafari
and
Mohammad Hossein
Moaiyeri
, “
High-Performance Spintronic Nonvolatile Ternary Flip-Flop and Universal Shift Register
,”
IEEE transactions onVery Large Scale Integration (VLSI)
, vol.
29
, NO.
5
May
2021
.
4.
Badugu Divya
Madhuri
,
Subramani
Sunithamani
, “
Design of ternary logic gates and circuits using GNRFETs
”,
IET Circuits, Devices & Systems
, vol.
14
Iss.
7
,
2020
5.
Seyyed Ashkan
Ebrahimi
,
Mohammad Reza
Reshadinezhad
,
Ali
Bohlooli
,
Mahyar
Shahsavari
Efficient CNTFET-based design ofquaternarylogic gates and arithmetic circuits
”,
micro Electronics Journal
,
53
,
2016
6.
Sanjay
Vidhyadharan
and
Surya Shankar
Dan
An Efficient Ultra-Low-Power and SuperiorPerformance Design of TernaryHalf Adder Using CNFET and Gate-Overlap TFET Devices
”,vol.
20
,
2021
7.
Satya Keerthi
Vendra
and
Malgorzata
Chrzanowska-Jeske
Critical Path Tube Redundancyfor Power Minimization in CNFET Circuits With Variations
”,
IEEE transaction on Nanotechnology
, vol.
20
,
2021
8.
Yogesh
Shrivastava
and
Tarun Kumar
Gupta
Design of Compact Reliable EnergyEfficient Read Disturb Free 17T CNFET Ternary S-RAM Cell
”,
IEEE transaction on device and materials reliability
, vol.
21
, no.
4
,dec,
2021
9.
Sunmean
Kim
,
Seunghan
Beak
,
Youngchang
Choi
and Seokhyeong “
Low-Power Ternary Multiplication Using Approximate Computing
”,
IEEE transaction on circuits and systems
, vol.
68
.no.
8
, August
2021
10.
Krishna Chaitanya
Sankis
,
Rasmita
Sahoo
,
Subehendu Kumar
Sahoo
A CNTFET BasedQuaternary Full Adder
”,
Fourth international conference on Devices circuits and systems(ICDCS’18)
11.
Anurag
Chauhan
,
Lokesh
Mahor
and
Piyush
Tiwari
Low Power Quaternary Adder UsingCNFET
”,
IEEE VLSI device circuit and system conference (VLSI-DCS)
, July
2020
12.
Mehdi
TAkbiri
,
Kevin
Navi
and
Reza Faghih
Mirzaee
Noise Margin Calculation in Multiple-Valued Logic
”, tenth
13.
international conference on computer and knowledge engineering (ICCKE2020)
14.
Bhargavi
,
C.P.
,
G. Ramachandra
Kumar
, and
P.
Sireesha
A Study on Various Approaches in Designing Ternary HalfAdder
”,
15.
International conference on computer communication andInformatics (ICCCI-2021)
, Jan-
2021
16.
Ramzi A.
Jaber
,
Jihad Mohamed
Aljaam
,
Bilal N.
Owaydat
,
Somaya Ali
Al-Maadeed
and
Abdallah
Kassem
17.
Mehdi
TAkbiri
,
Kevin
Navi
and
Reza Faghih
Mirzaee
Systematic Transistor Sizing of aCNFET-Based Ternary Inverter for High Performance and Noise Margin Enlargement
”,
IEEEaccess
, vol.
10
,
2022
18.
Shaik Javid
Basha
,
P.
Venkataramana
Design of quaternary MIN and MAX circuits usinggrapheme nanoribbon fieldeffect transistor
“,
Elsevier conference.
This content is only available via PDF.
You do not currently have access to this content.