In today's world data processing is very important. Also, the size of the data should be made as small as possible while considering the size of the device, area utilization, power consumption, etc. So we go for data compression, where after data compression it requires less space. Data can be an image or text. The compression techniques are different for image and text. Along with compression, the security of data is essential in today's applications. After the compression of input image compression, some of the data will be reduced in a lossless or lossy way. This paper summarizes different algorithms for data compression that are implemented in hardware, mainly FPGA.
REFERENCES
1.
R.
Tirupati
, C.H.
Neelima
. FPGA Implementation of VLSI Architecture For Data Compression.
2.
S.
Anandhi
, R.
Neela
, M. Janaki
Rani
. Efficient Test Data Compression for SoC through ASRL with Improved Dictionary based Compression Technique
International Journal of Innovative Technology and Exploring Engineering.
2019
.3.
W.
Liu
, F.
Mei
, C.
Wang
, M.
O'Neill
, EE
Swartzlander
. Data compression device based on modified LZ4 algorithm
. IEEE Transactions on Consumer Electronics.
2018
Mar 2;64
(1
):110
–7
.4.
W.
Ayadi
, W.
Elhamzi
, M.
Atri
. A FPGA-based implementation of JPEG encoder. In2016 International Image Processing
, Applications and Systems (IPAS)
2016
Nov 5 (pp. 1
–4
). IEEE.5.
G.
Sandhya
, A.
Suresh
, T.
Malini
, B.
Rajeshwari
. FPGA Implentation of JPEG Image Compression
. In 2019 3rd International Conference on Recent Developments in Control, Automation & Power Engineering (RDCAPE
) 2019
Oct 10 (pp. 143
–148
). IEEE.6.
M.
AlKandari
, H.
AlRasheedi
, I.
Ahmad
. Enhanced JPEG Algorithm for Colored Images Based on FPGA Implementation
. In 2019 8th International Conference on Modeling Simulation and Applied Optimization (ICMSAO
) 2019
Apr 15 (pp. 1
–5
). IEEE.7.
G.
Bruni
, H.T.
Johansson
. DPTC—An FPGA-Based Trace Compression
. IEEE Transactions on Circuits and Systems I: Regular Papers.
2019
Oct 18;67
(1
):189
–97
.8.
Y.
Zhang
, Z.
Cai
, G.
Xiong
. A new image compression algorithm based on non-uniform partition and U- system
. IEEE Transactions on Multimedia.
2020
May 6;23
:1069
–82
9.
P.
Dang
. VLSI architecture for real-time image and video processing systems
. Journal of Real-Time Image Processing.
2006
Mar;1
(1
):57
–62
.10.
S.
Saponara
, M.
Cassiano
, S.
Marsi
, R.
Coen
, L.
Fanucci
. Cost-effective VLSI design of non linear image processing filters
. In 8th Euromicro Conference on Digital System Design (DSD'05
) 2005
Aug 30 (pp. 322
–329
). IEEE
.11.
R.
Krishnamoorthy
, T.
Jayasankar
, S.
Shanthi
, M.
Kavitha
, C.
Bharatiraja
. Design and implementation of power efficient image compressor for WSN systems
. Materials Today: Proceedings.
2021
Jan 1;45
:1934
–8
.12.
B.
Jose
, B.S
Kumar
. Design of 2-D DWT VLSI architecture for image processing
. International Journal of Engineering Research and Technology.
2014
;3
(4
):692
–6
.13.
M.
Hariyama
, H.
Yoshida
, M.
Kameyama
, Y.
Kobayashi
. Image processing VLSI architecture based on data compression
. In 2008 51st Midwest Symposium on Circuits and Systems 2008
Aug 10 (pp. 430
–433
). IEEE.14.
K.K.
Singh
, D.
Pandey
. Implementation of DCT and IDCT based image compression and decompression on FPGA
. In 2017 International Conference on Inventive Systems and Control (ICISC
) 2017
Jan 19 (pp. 1
–4
). IEEE
.15.
Y.
Liu
, B.
Li
. Implementation of LZO real-time lossless compression on FPGA
. In 2017 International Conference on Electron Devices and Solid-State Circuits (EDSSC
) 2017
Oct 18 (pp. 1
–2
). IEEE
.16.
S.
Javed
, C.J.
Younis
, M.
Alam
, Y.
Massoud
, VLSI Architecture Design of 9/7 Discrete Wavelet Transform for Image Processing
. In 2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS
) 2019
Aug 4 (pp. 686
–689
). IEEE
.17.
B.
Zhang
, V. Pedro
Sander
, C.
Tsui
, and A. B.
Microshift
, An Efficient Image Compression Algorithm for Hardware
. IEEE
.18.
J.
Sate
, L.
Selavo
. Performance and Implementation Modeling of Gated Linear Networks on FPGA for Lossless Image Compression
. In 2020 9th Mediterranean Conference on Embedded Computing (MECO
) 2020
Jun 8 (pp. 1
–6
). IEEE
.19.
M.
Moonen
, P.
Van Dooren
, J.
Vandewalle
, A singular value decomposition updating algorithm for subspace tracking
. SIAM Journal on Matrix Analysis and Applications.
1992
Oct;13
(4
):1015
–38
.20.
T.
Konda
, Y.
Nakamura
. A new algorithm for singular value decomposition and its parallelization
. Parallel Computing.
2009
Jun 1;35
(6
):331
–44
.21.
R.
Ashin
, A.
Morimoto
, R.
Vaillancourt
. Image compression with multiresolution singular value decomposition and other methods
. Mathematical and Computer Modelling.
2005
Mar 1;41
(6-7
):773
–90
.22.
T.
Schlosser
, M.
Friedrich
, D.
Kowerko
, Hexagonal image processing in the context of machine learning: Conception of a biologically inspired hexagonal deep learning framework
. In 2019 18th IEEE International Conference on Machine Learning and Applications (ICMLA
) 2019
Dec 16 (pp. 1866
–1873
). IEEE
.
This content is only available via PDF.
© 2022 Author(s).
2022
Author(s)
You do not currently have access to this content.
