This paper has proposed a single computing engine based on VLC technology for use in real-time to secured image of transmitter and receiver systems implemented on an FPGA in real time. It is proposed that a single computing engine system consist of the following components be implemented: UART control, FIFO buffer, VGA controller, and 128-bits AES algorithm decryption and encryption. An Altera DE1-SoC board is used to implement the design, coded in VHDL, and implemented in Quartz prime 15.1 FPGA using a software platform system architecture. The single computing engine communication via VLC system hardware provides the highest security benefit with excellent image quality and unnoticeable local area communication security features. It has been demonstrated through implementation results that the single computing engine can operate at a maximum clock frequency of Fmax 170.97 MHz and achieve a throughput of 1.367 Mbps with the design single computing engine.
Skip Nav Destination
Article navigation
6 October 2023
2ND INTERNATIONAL SYMPOSIUM ON ENGINEERING AND TECHNOLOGY
5 October 2021
Pauh, Malaysia
Research Article|
October 06 2023
Design and implementation of FPGA-based single computing engine of VLC image transfer
Saif N. Ismail;
Saif N. Ismail
1)
Faculty of Electronic Engineering Technology, Universiti Malaysia Perlis (UniMAP)
, Kangar, Perlis, Malaysia
Search for other works by this author on:
C. B. M. Rashidi;
C. B. M. Rashidi
a)
2)
Advanced Communication Engineering, Centre of Excellence (ACE-CoE), Faculty of Electronic Engineering Technology, Universiti Malaysia Perlis
, Kangar, Perlis, Malaysia
a)Corresponding author:: [email protected]
Search for other works by this author on:
Muataz H. Salih;
Muataz H. Salih
3)
IR4.0 and Intelligent Automation Group, Design and Engineering Department
, Flex, Penang, Malaysia
Search for other works by this author on:
N. Mahrom
N. Mahrom
1)
Faculty of Electronic Engineering Technology, Universiti Malaysia Perlis (UniMAP)
, Kangar, Perlis, Malaysia
Search for other works by this author on:
a)Corresponding author:: [email protected]
AIP Conf. Proc. 2579, 020016 (2023)
Citation
Saif N. Ismail, C. B. M. Rashidi, Muataz H. Salih, N. Mahrom; Design and implementation of FPGA-based single computing engine of VLC image transfer. AIP Conf. Proc. 6 October 2023; 2579 (1): 020016. https://doi.org/10.1063/5.0112250
Download citation file:
Pay-Per-View Access
$40.00
Sign In
You could not be signed in. Please check your credentials and make sure you have an active account and try again.
17
Views
Citing articles via
Inkjet- and flextrail-printing of silicon polymer-based inks for local passivating contacts
Zohreh Kiaee, Andreas Lösel, et al.
Design of a 100 MW solar power plant on wetland in Bangladesh
Apu Kowsar, Sumon Chandra Debnath, et al.
Effect of coupling agent type on the self-cleaning and anti-reflective behaviour of advance nanocoating for PV panels application
Taha Tareq Mohammed, Hadia Kadhim Judran, et al.
Related Content
Multicopter control with Navio using REX control system
AIP Conference Proceedings (June 2017)
Full cycle trigonometric function on Intel Quartus II Verilog
AIP Conference Proceedings (February 2018)
Real-time speech recognition engine for accent correction using Hidden Markov Model
AIP Conf. Proc. (December 2018)
A low cost implementation of multi-parameter patient monitor using intersection kernel support vector machine classifier
AIP Conference Proceedings (March 2016)
Square root for perfect square numbers using Vedic mathematics
AIP Conf. Proc. (August 2023)