In this mission, we projected a layout of a traffic light controller device (TLC) to control the street traffic. Nowadays, Traffic jamming is an extreme quandary in a number of towns, and cities for the duration of the globe. To journey inside the towns to the administrative centre or recuperation has ended up trouble to the com mutates all along. Because of this public lose time, cash, and broadly speaking power assets may be tired because of the common use of automobiles[1]. In the beyond many thoughts have arisen to lessen the complexity of the traffic congestion. Generally, the time allotment is unchanging for the east and west facet within the side in an identical manner for the north and south aspect in a traffic light controller close to go roads. To crack those site visitors, associated troubles we're rising a gadget which reduces the site visitors jam the traffic light association works at the precise switching of Red, Green, and Yellow lighting fixtures in a series, and every time automobile procedures the country street it's far detected the usage of a sensor and the mild mechanically switches to green and all different roads are blocked. The steps which might be accompanied on this assignment are providing the idea, writing code, simulate, synthesis and sooner or later the machine has been efficaciously verified. The controller is designed via the way of means of the usage of Verilog Hardware Descriptive Language, Simulated and Synthesized the usage of XILINX ISE tool. Keywords: Simulation, Traffic Light Control System (TLC), Verilog, Xilinx ISE Simulator.
Skip Nav Destination
,
,
,
Article navigation
22 May 2023
ADVANCEMENTS IN AEROMECHANICAL MATERIALS FOR MANUFACTURING: ICAAMM-2021
27–28 August 2021
Hyderabad, India
Research Article|
May 22 2023
Self-adaptive TLC using verilog HDL
D. V. S. Chandrababu;
D. V. S. Chandrababu
a)
Department of Electronics and Communication Engineering, MLR institute of Technology
, Hyderabad, India
.a)Corresponding author: [email protected]
Search for other works by this author on:
Pardhu Thottempudi;
Pardhu Thottempudi
Department of Electronics and Communication Engineering, MLR institute of Technology
, Hyderabad, India
.
Search for other works by this author on:
Ch. Babaiah;
Ch. Babaiah
Department of Electronics and Communication Engineering, MLR institute of Technology
, Hyderabad, India
.
Search for other works by this author on:
G. Koushik
G. Koushik
Department of Electronics and Communication Engineering, MLR institute of Technology
, Hyderabad, India
.
Search for other works by this author on:
D. V. S. Chandrababu
a)
Pardhu Thottempudi
Ch. Babaiah
G. Koushik
Department of Electronics and Communication Engineering, MLR institute of Technology
, Hyderabad, India
.
a)Corresponding author: [email protected]
AIP Conf. Proc. 2492, 030018 (2023)
Citation
D. V. S. Chandrababu, Pardhu Thottempudi, Ch. Babaiah, G. Koushik; Self-adaptive TLC using verilog HDL. AIP Conf. Proc. 22 May 2023; 2492 (1): 030018. https://doi.org/10.1063/5.0119169
Download citation file:
Pay-Per-View Access
$40.00
Sign In
You could not be signed in. Please check your credentials and make sure you have an active account and try again.
22
Views
Citing articles via
The implementation of reflective assessment using Gibbs’ reflective cycle in assessing students’ writing skill
Lala Nurlatifah, Pupung Purnawarman, et al.
Inkjet- and flextrail-printing of silicon polymer-based inks for local passivating contacts
Zohreh Kiaee, Andreas Lösel, et al.
Effect of coupling agent type on the self-cleaning and anti-reflective behaviour of advance nanocoating for PV panels application
Taha Tareq Mohammed, Hadia Kadhim Judran, et al.
Related Content
Implementation of delayed LMS algorithm based adaptive filter using Verilog HDL
AIP Conf. Proc. (July 2024)
RISC-V based sequence detector with improved speed in memory access control using system Verilog
AIP Conf. Proc. (April 2025)
Small range logarithm calculation on Intel Quartus II Verilog
AIP Conf. Proc. (February 2018)
Reconfigurable Gabor Filter For Fingerprint Recognition Using FPGA Verilog
AIP Conf. Proc. (June 2009)
System Verilog-based FIFO design and verification with functional coverage and assertion
AIP Conf. Proc. (April 2025)