BLDC motor are mostly used in high voltage & power industrial applications due to its advantages like more efficiency, easy construction, less price, easy maintenance & more Torque and high output power per unit volume. To give supply to BLDC motor with power electronic control as inverter is necessary. SPWM inverter gives better performance. The conventional inverter there may have problems like THD. The increase in the level in voltage of output waveform is the solution for the power quality problems. It can be achieved by using MLI. If the conventional inverters are used then it produces high switching losses, poor performance and results in difficult of voltage control in drive. This paper purpose is to give an effective replacement for the above problems. The effective of the Cascaded H-Bridge multilevel inverter (MLI) based BLDC motor is verified by using MATLAB Simulink software.

1.
Jose
,
Steffen
Sernet
,
Bin Wu
,
Jorge
and
Samir
Kouro
, “
Multilevel Voltage – Source - Converter Topologies for Industrial Medium - Voltage Drives
,”
IEEE Trans on Industrial Electronics,
vol.
54
, no.
6
, Dec
2007
.
2.
Dr.Rama
Reddy
and
G.
Pandian
, “
Implementation of Multilevel inverter fed Induction motor Drive
,”
Journal of Industrial Technology
, vol
24
, no.
1
, April
2008
.
3.
Nikolaus P.
Schibli
,
T.
Nguyen
, and
Alfred C.
Rufer
, “
AThreePhase Multilevel Converter for High - Power Induction Motors
,”
IEEE Trans on Power Electronics
, vol.
13
, no.
5
, Sept
1998
.
4.
N.
Celanovic
and
D.
Boroyevich
, “
A Comprehensive study of neutral-pointvoltage balancing problem inthreelevel neutral - point- clamped voltage source PWM inverters
”.
5.
Leon M.
Tolbert
,
Fang Zheng
Peng
and
Thomas G.
Habetler
, “
Multilevel PWM methods at Low modulation Indices
,”
IEEE Trans on Power Electronics
, vol.
15
, no.
4
, July
2000
.
6.
Pittala
,
C. S.
,
Lavanya
,
M.
,
Vijay
,
V.
,
Reddy
,
Y. V. J. C.
,
Venkateswarlu
,
S. C.
, &
Vallabhuni
,
R. R.
(
2021
, May). Energy Efficient Decoder Circuit Using Source Biasing Technique in CNTFET Technology. In
2021 Devices for Integrated Circuit (DevIC)
(pp.
610
615
).
IEEE
.
7.
Kumar
,
C. A.
, &
Haribabu
,
K.
(
2021
, February). A Great Adaptive SNR Assumed Low Power LDPC Decoder. In
International Conference on Emerging Applications of Information Technology
(pp.
443
451
).
Springer
,
Singapore
.
8.
Sneha
,
G.
,
Krishna
,
B. H.
, &
Kumar
,
C. A.
(
2017
, January).
Design of 7T FinFET based SRAM cell design for nanometer regime
. In
2017 International conference on inventive systems and control (ICISC)
(pp.
1
4
).
IEEE
.
This content is only available via PDF.
You do not currently have access to this content.