Moore's Law state that, the number of transistors in silicon chip will be doubled every 2 years. The size of Metal Oxide Semiconductor Field Effect Transistor (MOSFET) will be scaled down. MOSFET is a semiconductor device that used for switching and amplifying. As the MOSFET shrunk down, there will be Short Channel Effect (SCE) occur which can affect the performance of chi p. Therefore, Silicon on Insulator (SOI) technology have been introduced as a solution to the problem. The aim of this research is to investigate the effect of channel doping concentration of SOI MOSFET using SILVACO TCAD Simulator. By adding a layer of buried oxide (BOX ) on the top of silicon substrate, the electrical characteristic of MOSFET can be improved and the performance will increase. Simulation results were observed using TCAD tools, SILVACO (ATHENA, ATLAS and Tony-Plot). Based on the observation, increasing dose of doping concentration leads to increasing on threshold voltage (Vt) and decrease the leakage current (Ioff).
Skip Nav Destination
Article navigation
15 December 2020
PROCEEDINGS OF THE 7TH INTERNATIONAL CONFERENCE ON ELECTRONIC DEVICES, SYSTEMS AND APPLICATIONS (ICEDSA2020)
28–29 March 2020
Shah Alam, Malaysia
Research Article|
December 15 2020
Study the effect of channel doping concentration on electrical properties of SOI MOSFET using Silvaco TCAD simulator
Mohd Shahrul Ashraf Bustam;
Mohd Shahrul Ashraf Bustam
b)
1
Fakulti Kejuruteraan Elektrik, UiTM Cawangan Pulau Pinang, Jalan Permatang Pauh
, 13500 Seberang Perai Pulau Pinang, Malaysia
Search for other works by this author on:
Nur Sa’adah Muhamad Sauki;
Nur Sa’adah Muhamad Sauki
a)
1
Fakulti Kejuruteraan Elektrik, UiTM Cawangan Pulau Pinang, Jalan Permatang Pauh
, 13500 Seberang Perai Pulau Pinang, Malaysia
a)Corresponding author: [email protected]
Search for other works by this author on:
Lyly Nyl Ismail;
Lyly Nyl Ismail
c)
1
Fakulti Kejuruteraan Elektrik, UiTM Cawangan Pulau Pinang, Jalan Permatang Pauh
, 13500 Seberang Perai Pulau Pinang, Malaysia
Search for other works by this author on:
Norsabrina Sihab;
Norsabrina Sihab
d)
1
Fakulti Kejuruteraan Elektrik, UiTM Cawangan Pulau Pinang, Jalan Permatang Pauh
, 13500 Seberang Perai Pulau Pinang, Malaysia
Search for other works by this author on:
Faridah Abdul Razak;
Faridah Abdul Razak
e)
1
Fakulti Kejuruteraan Elektrik, UiTM Cawangan Pulau Pinang, Jalan Permatang Pauh
, 13500 Seberang Perai Pulau Pinang, Malaysia
Search for other works by this author on:
Nur Amalina Muhamad
Nur Amalina Muhamad
f)
2
Fakulti Kejuruteraan Elektrik, UiTM Cawangan Pasir Gudang, Jalan Purnama, Bandar Seri Alam
, 81750 Masai, Johor, Malaysia
Search for other works by this author on:
a)Corresponding author: [email protected]
AIP Conf. Proc. 2306, 020005 (2020)
Citation
Mohd Shahrul Ashraf Bustam, Nur Sa’adah Muhamad Sauki, Lyly Nyl Ismail, Norsabrina Sihab, Faridah Abdul Razak, Nur Amalina Muhamad; Study the effect of channel doping concentration on electrical properties of SOI MOSFET using Silvaco TCAD simulator. AIP Conf. Proc. 15 December 2020; 2306 (1): 020005. https://doi.org/10.1063/5.0033565
Download citation file:
Pay-Per-View Access
$40.00
Sign In
You could not be signed in. Please check your credentials and make sure you have an active account and try again.
Citing articles via
Inkjet- and flextrail-printing of silicon polymer-based inks for local passivating contacts
Zohreh Kiaee, Andreas Lösel, et al.
Effect of coupling agent type on the self-cleaning and anti-reflective behaviour of advance nanocoating for PV panels application
Taha Tareq Mohammed, Hadia Kadhim Judran, et al.
Students’ mathematical conceptual understanding: What happens to proficient students?
Dian Putri Novita Ningrum, Budi Usodo, et al.
Related Content
Investigation of FDSOI and PDSOI MOSFET characteristics
AIP Conf. Proc. (November 2019)
Simulation of dual-gate SOI MOSFET with different dielectric layers
AIP Conference Proceedings (April 2016)
Mesh Grid of SILVACO TCAD Effect on Net Doping Profile for NMOS Structures
AIP Conference Proceedings (June 2009)
Performance Analysis of Si 3 N 4 Capping Layer and SOI Technology in Sub 90 nm PMOS Device
AIP Conference Proceedings (June 2009)