Some plasma processes such as etching produce non-uniform electrical characteristics during device fabrication at the front-end manufacturing process. This variation in electrical properties causes the yield of transistors to decrease. In the front-end process, ion implantation has the advantage of high-precision controllability such as dose distribution which can be used to compensate for the variation in electrical characteristics of the device. We have developed a method which can compensate for the non-uniformities caused by different front-end processes during device fabrication. Patterning Implant (PI) system is one of the procedures that utilizes a combination of beam sweeping and stepwise wafer rotations. With this approach, different dose distributions on the substrate can be achieved. However, the PI system needs several rotational steps for a ring-pattern dose distribution. In addition, the system cannot be applied to processes such as halo implantation due to tilt angle dependence. Furthermore, the required dose distribution is not always the concentric ring shape which limits the application of the conventional PI system. To address this issue, we have developed the Super PI system which can provide dose distributions of any shape without the need for wafer stepwise rotation. Performance of the Super PI was evaluated in various implant conditions.
Skip Nav Destination
,
,
,
,
,
Article navigation
6 November 2012
ION IMPLANTATION TECHNOLOGY 2012: Proceedings of the 19th International Conference on Ion Implantation Technology
25–29 June 2012
Valladolid, Spain
Research Article|
November 06 2012
Advanced solutions for yield improvement: “Super PI” Available to Purchase
H. Asai;
H. Asai
Nissin Ion Equipment Co., LTD, 575 Kuze Tonoshiro-cho, Minami-ku, Kyoto, Japan, 601-8205,
Japan
Search for other works by this author on:
Y. Koga;
Y. Koga
Nissin Ion Equipment Co., LTD, 575 Kuze Tonoshiro-cho, Minami-ku, Kyoto, Japan, 601-8205,
Japan
Search for other works by this author on:
H. Une;
H. Une
Nissin Ion Equipment Co., LTD, 575 Kuze Tonoshiro-cho, Minami-ku, Kyoto, Japan, 601-8205,
Japan
Search for other works by this author on:
Y. Hashino;
Y. Hashino
Nissin Ion Equipment Co., LTD, 575 Kuze Tonoshiro-cho, Minami-ku, Kyoto, Japan, 601-8205,
Japan
Search for other works by this author on:
N. Hamamoto;
N. Hamamoto
Nissin Ion Equipment Co., LTD, 575 Kuze Tonoshiro-cho, Minami-ku, Kyoto, Japan, 601-8205,
Japan
Search for other works by this author on:
S. Sakai
S. Sakai
Nissin Ion Equipment Co., LTD, 575 Kuze Tonoshiro-cho, Minami-ku, Kyoto, Japan, 601-8205,
Japan
Search for other works by this author on:
H. Asai
Y. Koga
H. Une
Y. Hashino
N. Hamamoto
S. Sakai
Nissin Ion Equipment Co., LTD, 575 Kuze Tonoshiro-cho, Minami-ku, Kyoto, Japan, 601-8205,
Japan
AIP Conf. Proc. 1496, 300–303 (2012)
Citation
H. Asai, Y. Koga, H. Une, Y. Hashino, N. Hamamoto, S. Sakai; Advanced solutions for yield improvement: “Super PI”. AIP Conf. Proc. 6 November 2012; 1496 (1): 300–303. https://doi.org/10.1063/1.4766548
Download citation file:
Pay-Per-View Access
$40.00
Sign In
You could not be signed in. Please check your credentials and make sure you have an active account and try again.
12
Views
Citing articles via
The implementation of reflective assessment using Gibbs’ reflective cycle in assessing students’ writing skill
Lala Nurlatifah, Pupung Purnawarman, et al.
Effect of coupling agent type on the self-cleaning and anti-reflective behaviour of advance nanocoating for PV panels application
Taha Tareq Mohammed, Hadia Kadhim Judran, et al.
Classification data mining with Laplacian Smoothing on Naïve Bayes method
Ananda P. Noto, Dewi R. S. Saputro
Related Content
High Productivity Implantation “PARTIAL IMPLANT”
AIP Conf. Proc. (November 2008)
Logic gates realized by nonvolatile GeTe/Sb2Te3 super lattice phase-change memory with a magnetic field input
Appl. Phys. Lett. (July 2016)
Selective deposition of Ta2O5 by adding plasma etching super-cycles in plasma enhanced atomic layer deposition steps
J. Vac. Sci. Technol. A (October 2016)
Beam Angular Divergence Effects in Ion Implantation
AIP Conf. Proc. (November 2008)
Super-self-aligned back-gate∕double-gate planar transistors: Novel fabrication approach
J. Vac. Sci. Technol. B (December 2006)